A low power 3D integrated FFT engine using hypercube memory division

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2009, Pages 231-236

  Thorolfsson, Thorlindur ^a   Moezzi Madani, Nariman ^a   Franzon, Paul D ^a  

^a North Carolina State University   (United States)

Author keywords

3DIC; FFT; Scaling

Indexed keywords

3-D INTEGRATION; DIGITAL LOGIC CIRCUIT; FFT PROCESSORS; HYPERCUBE; LOW POWER; MEMORY ACCESS; POWER CONSUMPTION; WIRE LENGTH;

DIGITAL CIRCUITS; GEOMETRY; LOGIC CIRCUITS; LOW POWER ELECTRONICS; POWER ELECTRONICS; SWITCHING CIRCUITS; THREE DIMENSIONAL;

FAST FOURIER TRANSFORMS;

EID: 70449723372     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1594233.1594289     Document Type: Conference Paper

References (16)

1. K. Banerjee, S. Souri, P. Kapur, and K. Saraswat. 3-d ics: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings of the IEEE, 89(5):602-633, May 2001.
2. J. Burns, B. Aull, C. Chen, C.-L. Chen, C. Keast, J. Knecht, V. Suntharalingam, K. Warner, P. Wyatt, and D. Yost. A wafer-scale 3-D circuit integration technology. IEEE Transactions on Electron Devices, 53(10):2507-2516, October 2006.
3. J. W. Cooley and J. W. Tukey. An algorithm for the machine calculation of complex fourier series. Mathematics of Computation, 19(90):297-301, 1965.
4. S. Das, A. Chandrakasan, and R. Reif. Design tools for 3-d integrated circuits. In ASPDAC: Proceedings of the 2003 conference on Asia South Pacic design automation, pages 53-56, New York, NY, USA, 2003. ACM.
5. W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. M. Sule, M. Steer, and P. D. Franzon. Demystifying 3D ICs: The Pros and Cons of Going Vertical. IEEE Design And Test of Computers, 22(6):498{510, Nov.-Dec. 2005.
6. Y. Deng and W. P. Maly. Interconnect characteristics of 2.5-d system integration scheme. In ISPD '01: Proceedings of the 2001 international symposium on Physical design, pages 171-175, New York, NY, USA, 2001. ACM.
7. R. Hentschke, G. Flach, F. Pinto, and R. Reis. Quadratic placement for 3d circuits using z-cell shifting, 3d iterative refinement and simulated annealing. In SBCCI '06: Proceedings of the 19th annual symposium on Integrated circuits and systems design, pages 220-225, New York, NY, USA, 2006. ACM.
8. R. Ho, K. Mai, and M. Horowitz. The Future of Wires. Proceedings of the IEEE, 89(4):490-504, 2001.
9. Massachusetts Institute of Technology Lincoln Labs. MITLL Low-Power FDSOI CMOS Process Design Guide, revision 2008:6 edition, September 2008.
10. N. Moezzi-Madani and W. Davis. Parallel merge algorithm for high-throughput signal processing applications. Electronics Letters, 45(3):188-189, 2009.
11. J. Stine, I. Castellanos, M. Wood, J. Henson, F. Love, W. Davis, P. Franzon, M. Bucher, S. Basavarajaiah, J. Oh, et al. FreePDK: An Open-Source Variation-Aware Design Kit. In Proceedings of the 2007 IEEE International Conference on Microelectronic Systems Education, pages 173-174. IEEE Computer Society Washington, DC, USA, 2007.
12. K. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen. A novel architecture of the 3d stacked mram l2 cache for cmps. High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on, pages 239{249, Feb. 2009.
13. V. Suntharalingam, R. Berger, J. Burns, C. Chen, C. Keast, J. Knecht, R. Lambert, K. Newcomb, D. O'Mara, D. Rathman, D. Shaver, A. Soares, C. Stevenson, B. Tyrrell, K. Warner, B. Wheeler, D.-R. Yost, and D. Young. Megapixel cmos image sensor fabricated in three-dimensional integrated circuit technology. Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, pages 356-357 Vol. 1, Feb. 2005.
14. S. Wilton and N. Jouppi. CACTI: an enhanced cache access and cycle time model. Solid-State Circuits, IEEE Journal of, 31(5):677-688, 1996.
15. Y. Xie, G. H. Loh, B. Black, and K. Bernstein. Design space exploration for 3d architectures. J. Emerg. Technol. Comput. Syst., 2(2):65{103, 2006.
16. L. Zhou, C. Wakayama, and C.-J. Shi. Cascade: A standard supercell design methodology with congestion-driven placement for three-dimensional interconnect-heavy very large-scale integrated circuits. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 26(7):1270-1282, July 2007.