Improving privacy and lifetime of PCM-based main memory

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2010, Pages 333-342

  Kong, Jingfei ^a   Zhou, Huiyang ^b  

^a University of Central Florida   (United States)

^b North Carolina State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER MEMORIES; ENCRYPTION SCHEMES; LIFETIME EXTENSION; MAIN MEMORY; NON-VOLATILE; PRIVACY PROTECTION; STRENGTH OF ERRORS;

COMPUTER PRIVACY; PHASE CHANGE MEMORY;

CRYPTOGRAPHY;

EID: 77956570937     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2010.5544298     Document Type: Conference Paper

References (27)

1. A.R. Alameldeen, Using Compression to Improve Chip Multiprocessor Performance, Ph.D. dissertation, CS Dept, University of Wisconsin-Madison, 2006.
2. D. Burger et.al, The Simplescalar Tool Set Version 2.0. Technical Report, Computer Science Department, University of Wisconsin-Madison, 1997.
3. S. Chhabra et.al, Making Secure Processors OS- and Performance-Friendly, ACM Transactions on Architecture and Code Optimization, 2009.
4. S. Cho et.al, Flip-N-Write: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy and Endurance, MICRO 2009.
5. J Daemen et.al, The design of Rijndael: AES - the advanced encryption standard. Springer-Verlag, 2002.
6. C. Dirik et.al, The Performance of PC Solid-State Disks (SSDs) as a Function of Bandwidth, Concurrency, Device Architecture, and System Organization, ISCA 2009.
7. M. Ekman et. al, A Robust Main Memory Compression Scheme, ISCA 2005.
8. N. Ferguson, AES-CBC + Elephant diffuser: A disk encryption algorithm for Windows Vista. http://www.microsoft.com/, Aug. 2006.
9. R. Gleixner, Reliability Characterization of Phase Change Memory, 10th Annual Non-Volatile Memory Technology Symposium, 2009.
10. JA. Halderman et.al, Lest We Remember: Cold Boot Attacks on Encryption Keys, USENIX Security 2008.
11. T. Kgil et al, Improving NAND Flash Based Disk Caches, ISCA 2008.
12. K. Kim et.al, Reliability investigations for manufacturable high density PRAM, 43rd Annual IEEE International Reliability Physics Symposium, 2005.
13. B. C. Lee et.al, Architecting phase change memory as a scalable dram alternative. ISCA 2009.
14. D. Lie et.al, Architectural Support for Copy and Tamper Resistant Software, ASPLOS 2000.
15. A.J. Menezes et.al, Handbook of Applied Cryptography, CRC Press, 1996.
16. N. Mielke et.al, Bit Error Rate in NAND Flash Memories, International Reliability Physics Symposium, 2008.
17. R. H. Morelos-Zaragoza, The Art of Error Correcting Coding, Second Edition, John Wiley & Sons, 2006.
18. A. Pirovano et.al, Reliability study of phase-change nonvolatile memories, IEEE Transactions on Device and Materials Reliability, 2004.
19. M. K. Qureshi et.al, Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling. MICRO 2009.
20. M. K. Qureshi et.al, Scalable high performance main memory system using phase change memory technology. ISCA 2009.
21. J A. Storer et.al, Data Compression Via Textual Substitution, Journal of the ACM, 1982.
22. C. Van et.al, Improving Cost, Performance, and Security of Memory Encryption and Authentication, ISCA 2006.
23. D.H. Yoon et. al, Virtualized and Flexible ECC for Main Memory, ASPLOS 2010.
24. D.H. Yoon et.al, Memory Mapped ECC: Low-Cost Error Protection for Last Level Caches, ISCA 2009.
25. W. Zhang et.al, Characterizing and Mitigating the Impact of Process Variations on Phase Change based Memory Systems, MICRO 2009.
26. W. Zhang et.al, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, PACT 2009.
27. P. Zhou, et.al, A durable and energy efficient main memory using phase change memory technology. ISCA 2009.