A robust main-memory compression scheme

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2005, Pages 74-85

  Ekman, Magnus ^a   Stenstrom, Per ^b  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

^b HiPEAC Network of Excellence   (France)

Author keywords

[No Author keywords available]

Indexed keywords

MEMORY COMPRESSIONS; MEMORY RESOURCES;

DATA STORAGE EQUIPMENT; RESOURCE ALLOCATION; ROBUSTNESS (CONTROL SYSTEMS); SERVERS;

DATA COMPRESSION;

EID: 27544435752     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2005.6     Document Type: Conference Paper

References (24)

1. Abali B, Franke H, Shen X, Poff D and Smith B. Performance of Hardware Compressed Main Memory. Proceedings of 7th International Symposium on High-Performance Computer Architecture (HPCA), pages 73-81, January 2001.
2. Alameldeen A and Wood D. Adaptive Cache Compression for High-Performance Processors. International Symposium on Computer Architecture (ISCA-31). pages 212-223, June 2004.
3. Alameldeen A. R. and Wood D. A. Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches. Technical Report 1500, Computer Sciences Department, University of Wisconsin-Madison, April 2004.
4. De Castro R. S., Do Lago A. P. and da Silva D. Adaptive Compressed Caching: Design and Implementation. In Proceedings of the 15th Symposium on Computer Architecture and High-Performance Computing, pages 10-18, November 2003.
5. Citron D. and Rudolph L. Creating a Wider Bus Using Caching Techniques. Proceedings of the First IEEE Symposium on High-Performance Computer Architecture, pages 90-99, February 1995.
6. Douglis F. The Compression Cache: Using On-line Compression to Extend Physical memory. Proceedings of 1993 Winter USENIX Conference, pages 519-529, January 1993.
7. Farrens M. and Park A. Dynamic Base Register Caching: A Technique for Reducing Address Bus Width. Proceedings of the 18th Annual International Symposium on Computer Architecture, pages 128-137, May 1991.
8. Hallnor E.G and Reinhardt S. K. A Unified Compressed Memory Hierarchy. Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pages 201-212, February 2005.
9. Huffman D. A Method for the Construction of Minimum Redundancy Codes. Proceedings of the IRE. Vol. 40, No. 9, pages 1098-1101, 1952.
10. Kaplan S. Compressed Caching and Modern Virtual Memory Simulation. Ph.D. thesis. The University of Texas at Austin, January 1999.
11. Kjelso M., Gooch M. and Jones S. Design and Performance of a Main Memory Hardware Data Compressor. In Proceedings of the 22nd Euromicro Conference, pages 423-429, 1996.
12. Kjelso M., Gooch M. and Jones S. Performance Evaluation of Computer Architectures with Main Memory Data Compression. Journal of Systems Architecture. Vol. 45, pages 571-590, 1999.
13. Magnusson P S, Dahlgren F, Grahn H, Karlsson M, Larsson F, Lundholm F, Moestedt A, Nilsson J, Stenstrom P and Werner B. SimICS/sun4m: A Virtual Workstation. Proceedings of Usenix Annual Technical Conference, pages 119-130, June 1998.
14. Núnes J and Jones S. Gbit/s Lossless Data Compression Hardware. IEEE Transactions on Very Large Scale Integration (VLSI) systems. Vol. 11, No. 3, June 2003.
15. Salomon D. Data Compression. The Complete Reference. Springer-Verlag, New York, pages 151-218, 2000.
16. Sherwood T, Perelman E, Hamerly G and Calder B. Automatically Characterizing Large Scale Program Behavior. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 45-57, October 2002.
17. Storer J. A., and Szymanski T. G. Data Compression viaTextual Substitution, Journal of the ACM. Vol. 29, pages 928-951, 1982.
18. Teller P. Translation-Lookaside Buffer Consistency. IEEE Computer, Vol. 23, No. 6, pages 26-38, June 1990.
19. Tremaine R. B., Franaszek P. A., Robinson J. T., Schulz C. O., Smith T. B., Wazlowski M. E., Bland P.M. IBM Memory Expansion Technology (MXT). IBM J. of Research & Development. Vol. 45, No. 2., pages 271-285, March 2001.
20. Tremaine R. B., Smith T. B., Wazlowski M., Har D., Mak K-K, Arramreddy S. Pinnacle: IBM MXT in a Memory Controller Chip. IEEE Micro, Volume 21, Issue 2, pages 56-68, March 2001.
21. Wilson P., Kaplan S., Smaragdakis Y. The Case for Compressed Caching in Virtual Memory Systems. In Proceedings of the USENIX Ann. Technical Conference, pages 101-116, June 1999.
22. Yang Y. and Gupta R. Frequent-Value Locality and its Applications. In ACM Trans, on Embedded Computing Systems, Vol. 1, pages 79-105, November 2002
23. Zhang Y, Yang J. and Gupta R. Frequent Value Locality and Value-centric Data Cache Design. Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 150-159, November 2000.
24. Ziv J., and Lempel A. A Universal Algorithm for Sequential Data Compression. IEEE Transactions on Information Theory. Vol. 23, No. 3, pages 337-343, 1977.