Improving cost, performance, and security of memory encryption and authentication

Proceedings - International Symposium on Computer Architecture

Volumn 2006, Issue , 2006, Pages 179-190

  Yan, Chenyu ^a   Rogers, Brian ^b   Englender, Daniel ^a   Solihin, Yan ^b   Prvulovic, Milos ^a  

^a Georgia Institute of Technology   (United States)

^b North Carolina State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTHENTICATION; HARDWARE ATTACKS; MEMORY ENCRYPTION; MOD CHIPS;

BENCHMARKING; COMPUTER CRIME; COMPUTER HARDWARE; DATA REDUCTION; PROBLEM SOLVING; SECURITY SYSTEMS;

COMPUTER ARCHITECTURE;

EID: 33845900936     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2006.22     Document Type: Conference Paper

References (21)

1. M. Bellare, A. Desai, E. Jokipii, and P. Rogaway. A concrete security treatment of symmetric encryption: Analysis of the des modes of operation. In Proc. 38th Symp. on Foundations of Computer Science, 1997.
2. M. Dworkin. Recommendation for Block Cipher Modes of Operation: The CCM Mode for Authentication and Confidentiality. National Institute of Standards and Technology, NIST Special Publication 800-38C, 2004.
3. FIPS Pub. 197. Specification for the Advanced Encryption Standard (AES). National Institute of Standards and Technology, Federal Information Processing Standards, 2001.
4. B. Gassend, G. Suh, D. Clarke, M. Dijk, and S. Devadas. Caches and Hash Trees for Efficient Memory Integrity Verification. In 9th Intl. Symp. on High Performance Computer Architecture, 2003.
5. T. Gilmont, J.-D. Legat, and J.-J. Quisquater. Enhancing the Security in the Memory Management Unit. In Proc. of the 25th EuroMicro Conf., 1999.
6. A. Huang. Hacking the Xbox: An Introduction to Reverse Engineering. No Starch Press, San Francisco, CA, 2003.
7. A. B. Huang. The Trusted PC: Skin-Deep Security. IEEE Computer, 35(10): 103-105, 2002.
8. J. Renau, et al. SESC. http://sesc.sourceforge.net, 2004.
9. T. Kgil, L. Falk, and T. Mudge. ChipLock: Support for Secure Microarchitectures. In Workshop on Architectural Support for Security and Anti-Virus, 2004.
10. D. Lie, J. Mitchell, C. Thekkath, and M. Horowitz. Specifying and Verifying Hardware for Tamper-Resistant Software. In IEEE Symp. on Security and Privacy, 2003.
11. D. Lie, C. Thekkath, M. Mitchell, P. Lincoln, D. Boneh, J. Mitchell, and M. Horowitz. Architectural Support for Copy and Tamper Resistant Software. In Proc. of the 9th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 2000.
12. H. Lipmaa, P. Rogaway, and D. Wagner. Comments to NIST concerning AES Modes of Operations: CTR-Mode Encryption. http://csrc.nist.gov/CryptoToolkit/ modes/proposedmodes, 2000.
13. D. A. McGrew and J. Viega. The Galois/Counter Mode of Operation (GCM). Submission to NIST Modes of Operation Process. http://csrc.nist.gov/ CryptoToolkit/modes/proposedmodes, 2004.
14. R. Merkle. Secrecy, authentication, and public key systems. PhD thesis, Department of Electrical Engineering, Stanford University, 1979.
15. W. Shi, H.-H. Lee, M. Ghosh, and C. Lu. Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems. In Intl. Conf. on Parallel Architectures and Compilation Techniques, pages 123-134, 2004.
16. W. Shi, H.-H. Lee, M. Ghosh, C. Lu, and A. Boldyreva. High Efficiency Counter Mode Security Architecture via Prediction and Precomputation. In 32nd Intl. Symp. on Computer Architecture, 2005.
17. W. Shi, H.-H. Lee, C. Lu, and M. Ghosh. Towards the Issues in Architectural Support for Protection of Software Execution. In Workshop on Architectural Support for Security and Anti-virus, pages 1-10, 2004.
18. Standard Performance Evaluation Corporation. http://www.spec.org, 2004.
19. G. Suh, D. Clarke, B. Gassend, M. van Dijk, and S. Devadas. Efficient Memory Integrity Verification and Encryption for Secure Processor. In Proc. of the 36th Intl. Symp. on Microarchitecture, 2003.
20. J. Yang, Y. Zhang, and L. Gao. Fast Secure Processor for Inhibiting Software Piracy and Tampering. In Proc. of the 36th Intl. Symp. on Microarchitecture, 2003.
21. Y. Zhang, L. Gao, J. Yang, X. Zhang, and R. Gupta. SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors. In Intl. Symp. on High-Performance Computer Architecture, 2005.