Exploiting the cache capacity of a single-chip multi-core processor with execution migration

IEEE High-Performance Computer Architecture Symposium Proceedings

Volumn 10, Issue , 2004, Pages 186-195

  Michaud, Pierre ^a  

^a CAMPUS DE BEAULIEU   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER OPERATING SYSTEMS; COMPUTER PROGRAMMING LANGUAGES; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS;

AFFINITY ALGORITHMS; SEQUENTIAL PROGRAMS; SINGLE CHIP MULTI CORE PROCESSORS;

CACHE MEMORY;

EID: 2342462856     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. C. Alpert and A. Kahng. Recent directions in netlist partitioning : a survey. Integration, the VLSI Joumal, 19(1-2):181, 1995.
2. R. Anderson, T. Nguyen, and J. Zahorjan. Cascaded execution: speeding up unparallelized execution on shared-memory multiprocessors. In Proceedings of the 13th International Parallel Processing Symposium, 1999.
3. T. Austin, E. Larson, and D. Ernst. SimpleScalar: an infrastructure for computer system modeling. IEEE Computer, 35(2), Feb. 2002.
4. L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: a scalable architecture based on single-chip multiprocessing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, 2000.
5. F. Bodin and A. Seznec. Skewed associativity improves program performance and enhances predictability. IEEE Transactions on Computers, 46(5):530-544, May 1997.
6. D. Burger, S. Kaxiras, and J. Goodman. Datascalar architectures. In proceedings of the 24th Annual International Symposium on Computer Architecture, 1997.
7. M. Carlisle and A. Rogers. Software caching and computation migration in Olden. In Proceedings of the 5th ACM SIG-PLAN Symposium on Principles & Practice of Parallel Programming, 1995.
8. H. Garcia-Molina, R. Lipton, and J. Valdes. A massive memory machine. IEEE Transactions on Computers, C-33(5), May 1984.
9. M. Garey, D. Johnson, and L. Stockmeyer. Some simplified NP-complete graph problems. Theoretical Computer Science, 1:237-267, 1976.
10. L. Hammond, B. Hubert, M. Siu, M. Prabhu, M. Chen, and K. Olukotun. The Stanford Hydra CMP. IEEE Micro, 20(2):71-84, Mar. 2000.
11. S. Heo, K. Barr, and K. Asanović. Reducing power density through activity migration. In Proceedings of the International Symposium on Low Power Electronics and Design, 2003.
12. J. Huh, S. Keckler, and D. Burger. Exploring the design space of future CMPs. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2001.
13. B. Kernighan and S. Lin. An efficient heuristic procedure for partitioning graphs. Bell System Technical Journal, 49(2):291-307, Feb. 1970.
14. C. Kim, D. Burger, and S. Keckler. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, 2002.
15. R. Mattson, J. Gecsei, D. Slutz, and I. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2):78-117, 1970.
16. A. Roth, A. Moshovos, and G. Sohi. Dependence based prefetching for linked data structure. In Proceedings of the 8th Conference on Architectural Support for Programming Languages and Operating Systems, 1998.
17. D. Sima. The design space of register renaming techniques. IEEE Micro, 20(5):70-83, Sept. 2000.
18. Standard Performance Evaluation Corporation. http://www.spec.org.
19. J. Tendler, J. Dodson, J. Fields, H. Le, and B. Sinharoy. POWER4: system microarchitecture. IBM Journal of Research and Development, 46(1), Jan. 2002.