Fast switching of threads between cores

Operating Systems Review (ACM)

Volumn 43, Issue 2, 2009, Pages 35-45

  Strong, Richard ^a   Mudigonda, Jayaram ^b   Mogul, Jeffrey C ^b   Binkert, Nathan ^b   Tullsen, Dean ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FAST SWITCHING; LINUX KERNEL; LOAD-BALANCING; MICROBENCHMARKS; MULTI-CORE PROCESSOR; REALISTIC APPLICATIONS; RESOURCE UTILIZATIONS; SOFTWARE CHANGE; SOFTWARE COST; SWITCHING COSTS; SYSTEM EFFICIENCY; THERMAL MANAGEMENT; THREAD MIGRATION;

COMPUTER OPERATING SYSTEMS; COST REDUCTION;

SWITCHING;

EID: 77952284721     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1531793.1531801     Document Type: Conference Paper

References (34)

1. J. Aas. Understanding the Linux 2.6.8.1 CPU Scheduler. http://josh.trancesoftware.com/linux/, Feb. 2005.
2. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai. The Impact of Performance Asymmetry in Emerging Multicore Architectures. In Proc. ISCA, pages 506-517, 2005.
3. M. Becchi and P. Crowley. Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures. J. Instruction-Level Parallelism, pages 1-26, June 2008.
4. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 Simulator: Modeling Networked Systems. IEEE Micro, 26(4):52-60, 2006.
5. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In Proc. ISCA, pages 83-94, Jun. 2000.
6. J. A. Brown and D. M. Tullsen. The Shared-Thread Multiprocessor. In Proc. ICS, pages 73-82, 2008.
7. P. Chaparro, J. Gonzalez, and A. Gonzalez. Thermal-Aware Clustered Microarchitectures. In Proc. ICCD, pages 48-53, 2004.
8. B. Choi, L. Porter, and D. Tullsen. Accurate Branch Prediction for Short Threads. In Proc. ASPLOS, Apr. 2008.
9. T. Constantinou, Y. Sazeides, P. Michaud, D. Fetis, and A. Seznec. Performance Implications of single thread migration on a chip multi-core. In Workshop on Design, Arch., and Simulation of Chip Multiprocessors, Nov. 2005.
10. A. Fedorova. Personal communication, 2009.
11. A. Fedorova, D. Vengerov, and D. Doucette. Operating System Scheduling On Heterogeneous Core Systems. In Proc. Workshop on Op. Sys. Support for Heterogeneous Multicore Architectures, 2007.
12. R. E. Grant and A. Afsahi. Power-performance efficiency of asymmetric multiprocessors for multi-threaded scientific applications. In Proc. Intl. Parallel and Distributed Processing Symp., Apr. 2006.
13. S. Heo, K. Barr, and K. Asanovic. Reducing Power Density through Activity Migration. In Proc. Intl. Symp. on Low Power Electronic Design, Aug. 2003.
14. M. Hill and M. R.Marty. Amdahl's Law in the Multicore Era. IEEE Computer, 41(7):33-38, Jul. 2008.
15. L. R. Hsu, A. G. Saidi, N. L. Binkert, and S. K. Reinhardt. Sampling and Stability in TCP/IP cworkloads. In Proc. Workshop on Modeling, Benchmarking, and Simulation, Jun. 2005.
16. Intel Corp. Intel Core 2 Duo Processors and Intel Core 2 Extreme Processors on 45-nm Process: Datasheet. Document Number 320120, Jul 2008.
17. N. James, P. Restle, J. Friedrich, B. Huott, and B. McCredie. Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor. In Proc. ISSCC, pages 298-604, Feb. 2007.
18. A. R. Karlin, K. Li, M. S. Manasse, and S. Owicki. Empirical studies of competitive spinning for a shared-memory multiprocessor. In Proc. SOSP, pages 41-55, 1991.
19. Koushik Chakraborty and Philip M. Wells and Gurindar S. Sohi. Computation Spreading: Employing Hardware Migration to Specialize CMP Cores On-the-fly. In Proc. ASPLOS-XII, San Jose, CA, Nov. 2006.
20. R. Kumar, K. Farkas, N. Jouppi, P. Ranganathan, and D. Tullsen. Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction. In Proc. MICRO-36, San Diego, CA, Dec 2003.
21. R. Kumar, D. Tullsen, P. Ranganathan, N. Jouppi, and K. Farkas. Single-ISA Heterogeneous Multi-core Architectures for Multithreaded Workload Performance. In Proc. ISCA-31, June 2004.
22. T. Li, D. Baumberger, D. A. Koufaty, and S. Hahn. Efficient Operating System Scheduling for Performance-Asymmetric Multi-Core Architectures. In Proc. Supercomputing, pages 1-11, 2007.
23. T. Li, P. Brett, B. Hohlt, R. Knauerhase, S. D. McElderry, and S. Hahn. Operating System Support for Shared-ISA Asymmetric Multi-core Architectures. In Workshop on the Interaction between Op. Sys. and Computer Arch., June 2008.
24. R. McDougall and J. Mauro. Solaris Internals: Solaris 10 and OpenSolaris Kernel Architecture. Prentice Hall, 2nd edition, 2007.
25. J. C. Mogul, J. Mudigonda, N. Binkert, P. Ranganathan, and V. Talwar. Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems. IEEE Micro, 8(3):26-41, May/June 2008.
26. I. Molnar. Modular Scheduler Core and Completely Fair Scheduler. http://kerneltrap.org/node/8059, Apr. 2007.
27. M. Monchiero. Personal communication, 2008.
28. 2 Conf., Yorktown Heights, NY, Sept. 2005.
29. D. Nellans, R. Balasubramonian, and E. Brunvand. Interference Aware Cache Designs for Operating System Execution. Tech. Rep. UUCS-09-1002, University of Utah, Feb. 2009.
30. D. Nellans, R. Balasubramonian, and E. Brunvand. OS Execution on Multi-Cores: Is Out-Sourcing Worthwhile? Op. Sys. Review, 43, Apr. 2009.
31. M. A. Olson, K. Bostic, and M. Seltzer. Berkeley DB. In Proc. FREENIX Track, USENIX Annual Tech. Conf., pages 183-191, 1999.
32. J. M. Smith. A survey of process migration mechanisms. ACM Operating System Review, July 1998.
33. D. Tarjan, S. Thoziyoor, and N. P. Jouppi. CACTI 4.0. Technical Report HPL-2006-2086, HP Laboratories Palo Alto, 2006.
34. B. Wun and P. Crowley. Network I/O Acceleration in Heterogeneous Multicore Processors. In Proc. 14th IEEE Symp. on High-Performance Interconnects, pages 9-14, Palo Alto, CA, Aug. 2006.