The shared-thread multiprocessor

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2008, Pages 73-82

  Brown, Jeffery A ^a   Tullsen, Dean M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Chip multiprocessors; Simultaneous multithreading

Indexed keywords

CHIP MULTIPROCESSORS; CONTEXT SWITCHING; IN CORES; LOAD-BALANCING; MEMORY ACCESS; MULTI-THREADED PROCESSORS; OPERATING SYSTEMS; RAPID MOVEMENTS; SIMULTANEOUS MULTITHREADING; THREAD SCHEDULING;

COMPUTERS; DATA STORAGE EQUIPMENT; INTELLIGENT CONTROL; JAVA PROGRAMMING LANGUAGE; MICROPROCESSOR CHIPS; SYSTEMS ANALYSIS;

MULTIPROCESSING SYSTEMS;

EID: 57549118941     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1375527.1375541     Document Type: Conference Paper

References (19)

1. Arvind. Data flow languages and architecture. In Proceedings of the 8th International Symposium on- Computer Architecture, 1981.
2. Arvind and R. S. Nikhil. Executing a program on the MIT tagged-token dataflow architecture. IEEE Trans. Computers, 39(3):300-318, 1990.
3. J. Clabes, J. Friedrich, and M. S. et al. Design and implementation of the Power5 microprocessor. In International Solid-State Circuits Conference, 2004.
4. T. Constantinou. Y. Sazeides, P. Michaud, D. Fetis, and A. Seznec. Performance implications of single thread migration on a chip multi-core. ACM SIGARCH Computer Architecture News, pages 80-91. 2005.
5. J. Friedrich, B. McCredie, N. James, B. Huott, B. Curran, E. Fluhr. G. Mittal. E. Chan, Y. Chan, D. Plass, S. Chu, H. Le, L. Clark, J. Ripley, S. Taylor, J. Dilullo, and M. Lanzerotti. Design of the Power6 microprocessor. In International Solid-State Circuits Conference, Feb. 2007.
6. T. Johnson and U. Nawathe. An 8-core, 64-thread, 64-bit power efficient SPARC SoC (Niagara2). In Proceedings of the 2007 International Symposium on Physical Design, 2007.
7. R. Katz, S. Eggers, D. Wood, C. Perkins, and R. Sheldon. Implementing a cache consistency protocol. In 12th Annual International Symposium on Computer Architecture, pages 276-283, 1985.
8. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded sparc processor. In IEEE MICRO Magazine, Mar. 2005.
9. D. Koufaty and D. Marr. Hyperthreading technology in the netburst microarchitecture. IEEE Micro, pages 56-65, April 2003.
10. S. Parekh, S. Eggers, and H. Levy. Thread-sensitive scheduling for SMT processors. Technical report, University of Washington, 2000.
11. A. Suavely and D. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading architecture. In Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, Nov. 2000.
12. L. Spracklen and S. G. Abraham. Chip multithreading: Opportunities and challenges. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture, 2005.
13. K. Stavrou, C. Kyriacou, P. Evripidou, and P. Trancoso. Chip multiprocessor based on data-driven multithreading model. In International Journal of High Performance System Architecture, 2007.
14. J. Torrellas, A. Tucker, and A. Gupta. Evaluating the performance of cache-affinity scheduling in shared-memory multiprocessors. Journal of Parallel and Distributed Computing, 24(2):139-151, 1995.
15. D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In 22nd Annual Computer Measurement Group Conference, Dec. 1996.
16. D. Tullsen and J. Brown. Handling long-latency loads in a simultaneous multithreading processor. In 34th International Symposium on Microarchitecture, Dec. 2001.
17. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In 23rd Annual International Symposium on Computer Architecture, May 1996.
18. D. Tullsen, S. Eggers, and H. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In 22nd Annual International Symposium on Computer Architecture, June 1995.
19. E. Tune, R. Kumar, D. Tullsen, and B. Calder. Balanced multithreading: Increasing throughput via a low cost multithreading hierarchy. In 34th International Symposium on Microarchitecture, pages 183-194, Dec. 2004.