Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems

CASES'07: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2007, Pages 198-207

  Reddy, Rakesh ^a   Petrov, Peter ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

Cache interference; Real time embedded systems

Indexed keywords

BANDWIDTH; BENCHMARKING; REAL TIME SYSTEMS; SIGNAL INTERFERENCE;

CACHE INTERFERENCE; REAL-TIME EMBEDDED SYSTEMS; STATIC ANALYSIS ALGORITHM;

EMBEDDED SYSTEMS;

EID: 38849123237     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1289881.1289917     Document Type: Conference Paper

References (29)

1. A. Agarwal, J. Hennessy, and M. Horowitz. Cache performance of operating system and multiprogramming workloads. ACM Transactions on Computer Systems, 6(4):393-431, 1988.
2. D. H. Albonesi. Selective cache ways: On-demand cache resource allocation. In International Symposium on Microarchitecture (MICRO), pages 248-259, November 1999.
3. M. Alt, C. Ferdinand, F. Martin, and R. Wilhelm. Cache behaviour prediction by abstract interpretation. In Static Analysis Symposium (SAS), pages 52-66, 1996.
4. R. Arnold, F. Mueller, D. Whalley, and M. Harmon. Bounding worst-case instruction cache performance. In Real-Time Systems Symposium (RTSS), page 172âǍŞ181, 1994.
5. T. Austin, E. Larson, and D. Ernst. Simplescalar: An infrastructure for computer system modeling. IEEE Computer, 35(2):59-67, February 2002.
6. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In International Symposium on High-Performance Computer Architecture (HPCA), 2005.
7. H.-C. Chen and J.-S. Chiang. A highly configurable cache architecture for embedded systems. In Communications, Computers and signal Processing (PACRIM), pages 315-318, 2001.
8. K. Flautner, N. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: simple techniques for reducing leakage power. In International Symposium on Computer Architecture (ISCA), pages 148-157, May 2002.
9. M. Guthaus, J. S. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown. Mibench: A free, commercially representative embedded benchmark suite. In WWC-4: Workshop on Workload Characterization, pages 3-14, December 2001.
10. R. Heckmann, M. Langenbach, S. Thesing, and R. Wilhelm. The influence of processor architecture on the design and theresults of wcet tools. Proceedings of the IEEE, 91(7):1038-1054, July 2003.
11. J. Hu, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Analyzing data reuse for cache reconfiguration. ACM Transactions on Embedded Computing Systems, 4(4):851-876, 2005.
12. R. Kirner and P. Puschner. Transformation of path information for wcet analysis during compilation. In Euromicro Conference on Real-Time Systems (ECRTS), page 29, 2001.
13. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In International Symposium on Microarchitecture (MICRO), pages 330-335, December 1997.
14. Y. S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software. In IEEE Real-Time Systems Symposium, pages 148-157, 1997.
15. A. Malik, B. Moyer, and D. Cermak. A low-power unified cache architecture providing power and performance flexibility. In International Symposium on Low Power Electronics and Design (ISLPED), pages 241-243, 2000.
16. J. Mogul and A. Borg. The effect of context switches on cache performance. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 75-84, 1991.
17. F. Mueller. Compiler support for software-based cache partitioning. In Languages, Compilers, and Tools for Embedded Systems (LCTES), pages 125-133, 1995.
18. M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. Gated-vdd: a circuit technique to reduce leakage in deep-submicron cache memories. In International Symposium on Low Power Electronics and Design (ISLPED), pages 90-95, 2000.
19. M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance i-caches. In International Symposium on High-Performance Computer Architecture (HPCA), pages, 147-157, 2001.
20. J. Starner and L. Asplund. Measuring the cache interference cost in preemptive real-time systems. In Languages, Compilers, and Tools for Embedded Systems (LCTES), pages 146-154, 2004.
21. Y. Tan and I. V. J. Mooney. Wcrt analysis for a uniprocessor with a unified prioritized cache. In Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), pages 175-182, 2005.
22. K. Tanaka. Fast context switching by hierarchical task allocation and reconfigurable cache. In Innovative Architecture of Future Generation High-Performance Processors and Systems (IWIA), 2003.
23. D. Tarjan, S. Thoziyoor, and N. Jouppi. Cacti 4.0: An integrated cache timing, power and area model. Technical report, HP Laboratories Palo Alto, June 2006.
24. X. Vera, B. Lisper, and X. Jingling. Data caches in multitasking hard real-time systems. In Real-Time Systems Symposium (RTSS), pages 145-165, 2003.
25. S. Wang and L. Wang. Thread-associative memory for multicore and multithreaded computing. In International Symposium on Low-Power Electronics and Design (ISLPED), pages 139-142, 2006.
26. A. Wolfe. Software-based cache partitioning for real-time applications. Journal of Computer and Software Engineering, 2(3):315-327, 1994.
27. S.-H. Yang, B. Falsafi, M. D. Powell, and T. N. Vijaykumar. Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay. Symposium on High-Performance Computer Architecture (HPCA), 00:0151, 2002.
28. C. Zhang, F. Vahid, and R. Lysecky. A self-tuning cache architecture for embedded systems. ACM Transactions on Embedded Computing Systems, 3(2):407-425, 2004.
29. C. Zhang, F. Vahid, and W. Najjar. A highly configurable cache architecture for embedded systems. In International Symposium on Computer Architecture (ISCA), pages 136-146, 2003.