Carbon nanotube field effect transistors for high performance analog applications: An optimum design approach

Microelectronics Journal

Volumn 41, Issue 7, 2010, Pages 395-402

  Ali Usmani, Fahad ^a   Hasan, Mohammad ^a  

^a ALIGARH MUSLIM UNIVERSITY   (India)

Author keywords

Analog; Carbon nanotube field effect transistor (CNFET); Chirality; CMOS; Single walled CNT

Indexed keywords

32 NM TECHNOLOGY; ANALOG; ANALOG APPLICATIONS; CARBON NANOTUBE FIELD-EFFECT TRANSISTORS; CIRCUIT DESIGNS; EMERGING TECHNOLOGIES; HYBRID AMPLIFIER; HYBRID TECHNOLOGY; INVERTING AMPLIFIERS; MOORE'S LAW; OPERATING VOLTAGE; OPTIMAL DESIGN; OPTIMUM DESIGNS; PERFORMANCE MEASURE; PERFORMANCE OPTIMIZATIONS; SINGLE-WALLED; TECHNOLOGY NODES; TRANSIENT PERFORMANCE;

AMPLIFICATION; CARBON NANOTUBES; CHIRALITY; DESIGN; ELECTRON MULTIPLIERS; ENANTIOMERS; FREQUENCY RESPONSE; NANOTECHNOLOGY; OPTIMIZATION; SINGLE-WALLED CARBON NANOTUBES (SWCN); STEREOCHEMISTRY; TECHNOLOGY;

FIELD EFFECT TRANSISTORS;

EID: 77953139371     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2010.04.011     Document Type: Article

References (32)

1. Semiconductor Industry Association, International Technology Roadmap for Semiconductors-2005, Update: Overview and Summaries, 2005, Online available: 〈http://www.itrs.net/Links/2005ITRS/Home2005.htm〉.
2. Javey H.A., Kim H., Brink M., Wang Q., Ural A., Guo J., McIntyre P., McEuen P., Lundstrom M., and Dai H. High-k dielectrics for advanced carbon-nanotube transistors and logic gates. Nature Materials 1 (2002) 241-246
3. Akinwande D., Yasuda S., Paul B., Fujita S., Close G., and Wong H.-S.P. Monolithic integration of CMOS VLSI and carbon nanotubes for hybrid nanotechnology applications. IEEE Transactions on Nanotechnology 7 5 (2008) 636-639
4. Ijima S. Helical microtubules of graphitic carbon. Nature 354 (1991) 56-58
5. Tans S.J., Verschueren A.R.M., and Dekker C. Room-temperature transistor based on a single carbon nanotube. Nature 393 (1998) 49-52
6. Han S., Liu X., and Zhou C. Template-Free directional growth of single-walled carbon nanotubes on a- and r-Plane Sapphire. Journal of American Chemical Society 127 (2005) 5294-5295
7. Singh D.V., Jenkins K.A., Appenzeller J., Neumayer D., Grill A., and Wong H.S.P.h. Frequency response of top-gated carbon nanotube field-effect transistors. IEEE Transactions on Nanotechnology 3 3 (2004)
8. Amlani. I., Lewis J., Lee K., Zhang R., Deng J., and Wong H.-S.P. First demonstration of AC gain from a single-walled carbon nanotube common-source amplifier. IEEE International Electron Devices Meeting (IEDM) (2006) 559-562 San Francisco, CA
9. Kureshi A.K., and Hasan M. Comparison of performance of Carbon nanotube FET and bulk CMOS based 6T SRAM cell in deep submicron. Microelectronics Journal 40 6 (2009) 979-982
10. Agarwal T., Sawhney A., Kureshi A.K., and Hasan M. Performance comparison of CNFET and CMOS based full adders at the 32 nm technology node. Proceedings of VLSI Design and Test Symposium (VDAT) (2008) 49-57 Bangalore, India
11. McEuen P.L., Fuhrer M., and Park H. Single-walled carbon nanotube electronics. IEEE Transactions on Nanotechnology 1 1 (2002)
12. 〈https://www.stanford.edu/group/nanoelectronics/model_downloads.htm〉
13. Deng J., and Wong H.S.P. A compact SPICE model for carbon nanotube field effect transistors including non-idealities and its application-Part II: full device model and circuit performance benchmarking. IEEE Transactions Electron Devices 54 12 (2007) 3195-3205
14. Deng J., and Wong H.S.P. Modeling and analysis of planar gate capacitance for 1-d fet with multiple cylindrical conducting channels. IEEE Transactions Electron Devices 54 (2007) 2377-2385
15. Deng J., and Wong H.S.P. A compact SPICE model for carbon nanotube field effect transistors including non-idealities and its application-Part I: model of the intrinsic channel region. IEEE Transactions Electron Devices 54 12 (2007) 3186
16. Heinze S., Radosavljevi ́c M., Tersoff J., and Avouris P. Unexpected scaling of the performance of carbon nanotube Schottky-barrier transistors. Physical review B. Condensed Matter and Materials Physics 68 23 (2003) 235418.1-235418.5
17. Keshavarzi A., Raychowdhury A., Kurtin J., Roy K., and De V. Carbon nanotube field-effect transistors for high-performance digital circuits-transient analysis, parasitics, and scalability. IEEE Transactions on Electron Devices 53 11 (2006)
18. Javey A., Guo J., Farmer D.B., Wang Q., Yenilmez E., Gordon R.G., Lundstrom M., and Dai H. Self-Aligned ballistic molecular transistors and electrically parallel nanotube arrays. Nano Letters 4 7 (2004) 1319-1322
19. Deng J., and Wong H.S.P. A circuit-compatible spice model for enhancement mode carbon nanotube field effect transistors. Proceeding of the International Conference on Simulation of Semiconductor Processes and Devices (2006) 166-169
20. Appenzeller J. Carbon nanotubes for high performance electronics (Invited paper). Proceedings of the IEEE 96 2 (2008) 206
21. Deng J., Patil N., Ryu K., Badmaev A., Zhou C., Mitra S., and Wong H.-S.P. Carbon nanotube transistor circuits: circuit-level performance benchmarking and design options for living with imperfections. International Solid State Circuits Conference (ISSCC) (2007) 70-71 San Francisco, CA
22. A. Balijepalli, S. Sinha and Y. Cao, Compact modeling of carbon nanotube transistor for early stage process-design exploration, in: Proceedings of the 2007 International Symposium on Low Power Electronics and Design, Portland, USA, Aug. 2007, pp. 2-7.
23. S. Sinha, A. Balijepalli, Yu Cao, A simplified model of carbon nanotube transistor with applications to analog and digital design, in: Proceedings of the ninth International Symposium on Quality Electronic Design, 2008, pp. 502-507.
24. Mintmire J.W., and White C.T. Universal density of states for carbon nanotubes. Physical Review Letters 81 (1998) 2506-2509
25. Saito R., Dresselhaus G., and Dresselhaus M. Physical properties of carbon nanotubes. World Scientific Publishing Co. Inc. (1998)
26. Wong H.P., Frank D.J., Solomon P., Wann C.J., and Welser J.J. Nanoscale CMOS. IEEE Proceedings 87 4 (1999)
27. Raychowdhury A., and Roy K. Carbon nanotube electronics: design of high-performance and low power digital circuits. IEEE Transactions on Circuits and Systems-I: Regular Papers 54 11 (2007)
28. Chau R., Datta S., Doczy M., Doyle B., Jin B., Kavalieros J., Majumdar A., Metz M., and Radosavljevic M. Benchmarking Nanotechnology for high-performance and low-power logic transistor applications. IEEE Transactions on Nanotechnology 4 2 (2005) 153-158
29. Wind S.J., Appenzeller J., Martel R., Derycke V., and Avouris Ph. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. Applied Physics Letters 80 20 (2002)
30. Appenzeller J., Knoch J., Derycke V., Martel R., Wind S., and Avouris P. Field-modulated carrier transport in carbon nanotube transistors. Physical Review Letters 89 (2002) 126 801/1-126 801/4
31. Rauchowdhury A., Mukhopadhyay S., and Roy K. Modeling of Ballistic CNFETs for Efiicient Circuit Simulation (2003), ICCAD, California, USA Nov.11-13
32. Yao Z., Dekker C., and Avouris P. Electrical transport through single-wall carbon nanotubes. In: Dresselhaus M.S., Dresselhaus G., and Avouris P. (Eds). Carbon Nanotubes; Topics in Applied Physics vol. 80 (2001), Springer Verlag, Berlin 147-171