A 10-bit 44-MS/s 20-mW configurable time-interleaved pipeline ADC for a dual-mode 802.11b/bluetooth receiver

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 3, 2006, Pages 530-539

  Xia, Bo ^a,b,c   Valdes Garcia, Alberto ^a,b   Sánchez Sinencio, Edgar ^a,b,d  

^a IEEE   (United States)

^b Texas AandM University   (United States)

^c TEXAS INSTRUMENTS   (United States)

^d TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Digital calibration; Multi standard receiver; Pipeline adc; Time interleaved adc

Indexed keywords

DIGITAL CALIBRATION; MULTI-STANDARD RECEIVER; PIPELINE ADC; TIME-INTERLEAVED ADC;

CAPACITORS; ELECTRIC POWER DISTRIBUTION; NATURAL FREQUENCIES; PIPELINE PROCESSING SYSTEMS; RADIO RECEIVERS;

ANALOG TO DIGITAL CONVERSION;

EID: 33644688650     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.864131     Document Type: Article

References (19)

1. A. A. Emira, A. Valdes-Garcia, B. Xia, A. N. Mohieldin, A. Valero-Lopez, S. T. Moon, C. Xin, and E. Sánchez-Sinencio, "Chameleon: a dual mode 802.11b/Bluetooth receiver system design," IEEE Trans. Circuits Syst. I, Reg. Papers, to be published.
2. Y.-J. Jung, H. Jeong, E. Song, J. Lee, S.-W. Lee, D. Seo, I. Song, S. Jung, J. Park, D.-K. Jeong, S.-I. Chae, and W. Kim, "A 2.4 GHz 0.25-μm CMOS dual-mode direct-conversion transceiver for Bluetooth and 802.11b," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1185-1190, Jul. 2004.
3. L. Perraud, M. Recouly, C. Pinatel, N. Sornin, J.-L. Bonnot, F. Benoist, M. Massei, and O. Gibrat, "A direct-conversion CMOS transceiver for the 802.11a/b/g WLAN standard utilizing a Cartesian feedback transmitter," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2226-2238, Dec. 2004.
4. T. Salo, T. Hollman, S. Lindfors, and K. Halonen, "A dual-mode 80 MHz bandpass ΔΣ modulator for a GSM/WCDMA IF-receiver," in IEEE ISSCC Dig. Tech. Papers, Feb. 2002, pp. 218-219.
5. M. R. Miller and C. S. Petrie, "A multibit sigma-delta ADC for multimode receivers," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 475-482, Jan. 2003.
6. C. S. G. Conroy, D. W. Cline, and P. R. Gray, "An 8-b 85-MS/s parallel pipeline A/D converter in 1-μm CMOS," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 447-454, Apr. 1993.
7. B. Xia, A. Valdes-Garcia, and E. Sánchez-Sinencio, "A configurable time-interleaved pipeline ADC for multi-standard wireless receivers," in Proc. Eur. Solid-State Circuits Conf., Nov. 2004, pp. 259-262.
8. P. Zhang, T. Nguyen, C. Lam, D. Gambetta, T. Soorapanth, B. Cheng, S. Hart, I. Sever, T. Bourdi, A. Tham, and B. Razavi, "A 5-GHz direct-conversion CMOS transceiver," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2232-2238, Dec. 2003.
9. I. Vassiliou, K. Vavelidis, T. Georgantas, S. Plevridis, N. Haralabidis, G. Kamoulakos, C. Kapnistis. S. Kavadias, Y. Kokolakis, P. Merakos, J. C. Rudell, A. Yamanaka, S. Bouras, and I. Bouras, "A single-chip digitally calibrated 5.15-5.825-GHz 0.18-mm CMOS transceiver for 802.11a wireless LAN," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2221-2231, Dec. 2003.
10. J. Goes, J. C. Vital, and J. E. Franca, "Systematic design for optimization of high-speed self-calibrated pipelined A/D converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 12, pp. 1513-1526, Dec. 1998.
11. Y. Chiu, P. R. Gray, and B. Nikolic, "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2139-2151, Dec. 2004.
12. K. Nagaraj, J. Fetterman, J. Anidjar, S. Lewis, and R. G. Renninger, "A 250-mW, 8-b 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 312-320, Mar. 1997.
13. S. Lee and B. Song, "Digital-domain calibration of multistep analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1679-1688, Dec. 1992.
14. J. M. Ingino and B. A. Wooley, "A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converter," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1920-1931, Dec. 1998.
15. A. N. Karanicolas, K. K. O, J. Y. A. Wang, H.-S. Lee, and R. L. Reif, "A high-frequency fully differential BiCMOS operational amplifier," IEEE J. Solid-State Circuits, vol. 26, no. 3, pp. 203-208, Mar. 1991.
16. 2,"IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1948-1958, Dec. 1998.
17. G. M. Yin, F. O. Eynde, and W. Sansen, "A high-speed CMOS comparator with 8-b resolution," IEEE J. Solid-State Circuits, vol. 27, no. 2, pp. 208-211, Feb. 1992.
18. B. Vaz, J. Goes, and N. Paulino, "A 1.5-V 10-b 50 MS/s time-interleaved switched-opamp pipeline CMOS ADC with high energy efficiency," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2004, pp. 432-435.
19. I. Ahmed and D. Johns, "A 50 MS/s (35 mW) to 1 KS/s (15 μW) power scaleable 10b pipeline ADC with minimal bias current variation," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 280-281.