A 10-bit 50 MS/s pipelined ADC with capacitor-sharing and variable-gm opamp

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 3, 2009, Pages 883-890

  Lee, Byung Geun ^a   Tsang, Robin M ^b  

^a QUALCOMM INC   (United States)

^b Cirrus Logic   (United States)

Author keywords

Capacitor sharing; Low power; Opamp sharing; Pipelined ADC; Small size; Variable gm opamp

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITANCE; CAPACITORS; CMOS INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; OPERATIONAL AMPLIFIERS; PIPELINES;

LOW POWER; OPAMP-SHARING; PIPELINED ADC; SMALL SIZE; VARIABLE-GM OPAMP;

MULTICARRIER MODULATION;

EID: 61449171281     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2013761     Document Type: Article

References (24)

1. P. C. Yu and H.-S. Lee, "A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADC," IEEE J. Solid-State Circuits, vol. 31, pp. 1854-1861, Dec. 1996.
2. K. Nagaraj, H. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Renninger, "A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers," IEEE J, Solid-State Circuits. vol. 32, pp. 312-320, Mai". 1997.
3. B.-M. Min, P. Kim, F. W. Bowman, D. M. Boisvert, and A. J. Aude, "A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC," IEEE J. Solid-State Cicuits, vol. 38, pp. 2031-2039, Dec. 2003.
4. J. Arias, V. Boccuzzi, L. Quintanilla, L. Enriquez, D. Bisbal, M. Banu, and J. Barbolla, "Low-power pipeline ADC for wireless LANs," IEEE J. Solid-State Circuits, vol. 39, pp. 1338-1340, Aug. 2004.
5. J. Crols and M. Steyaert, "Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages," IEEE J. Solid-State Circuits, vol. 29, pp.'936-942, Aug. 1994.
6. M. Waltari and K. A. I. Halonen, "1-V 9-Bit pipelined switched-opamp ADC," IEEE.J. Solid-State Circuits, vol. 36, pp. 129-134, Jan. 2001.
7. D.-Y. Chang and U.-K. Moon, "A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique," IEEE J. Solid-State Circuits, vol. 38, pp. 1401-1404, Aug. 2003.
8. H. C. Kim, D. K. Jeong, and W. Kim, "A partially switched-opamp technique for high-speed low-power pipelined analog-to-digital converters," IEEE Trans. Circuits Syst. I, vol. 53, pp. 795-801, Apr. 2006.
9. S. T. Ryu, B. S. Song, and K. Bacrania, "A 10b 50 MS/s pipelined ADC with opamp current reuse," in IEEE ISSCC Dig. Tech. Papers, Feb. 2006, pp. 792-793.
10. T. B. Cho and P. R. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.
11. I. Mehr and L. Singer, "A 55-mW 10-bit 40-MSample/s Nyquist-rate CMOS ADC," IEEE J. Solid-State Circuits., vol. 35, pp. 318-323, Mar. 2000.
12. M. Yoshioka, M. Kudo, K. Gotoh, and Y. Watanabe, "A 10b 125 MS/s 40 mW pipelined ADC in O.18 μ m CMOS," in IEEEISSCCDig. Tech. Papers, Feb. 2005, pp. 282-283.
13. 2 10b 30 MS/s pipelined ADC without a front-end S/H in 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 456-457.
14. D.-Y. Chang, "Design technique for a pipelined ADC without using a front-end sample-and-hold amplifier," IEEE Trans. Circuits Syst. I, vol. 51, pp. 2123-2132, Nov. 2004.
15. S. Malik and R. Geiger, "Simultaneous capacitor sharing and scaling for reduced power in pipeline ADCs," in IEEE Midwest Symp. Circuits Syst., Aug. 2005, pp. 1015-1018.
16. B. G. Lee and B. M. Min, "Opamp and capacitor sharing scheme for low-power pipeline ADC," U.S. 7,265,705, Sep. 4, 2007.
17. N. Sasidhar, Y. J. Kook, S. Takeuchi, K. Hamashita, K. Takasuka, P. K. Hanumolu, and U. K. Moon, "A 1.8 V 36-mW 11-bit 80 MS/s pipelined ADC using capacitor and opamp sharing," in IEEE Asian Solid-State Circuits Conf., Nov. 2007, pp. 240-243.
18. B. G. Lee, B. M. Min, G. Manganaro, and J. W. Valvano, "A 14b 100 MS/s pipelined ADC with a merged active S/H and first MDAC," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 248-249.
19. O. Stoeble, V. Dias, and C. Schwoerer, "An 80 MHz 10 b pipeline ADC with dynamic range doubling and dynamic reference selection," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 462-539.
20. S. H. Lewis, "A 10-b 20-Msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, pp. 351-358, Mar. 1992.
21. T. L. Brooks, D. H. Robertson, D. F. Kelly, A. D. Muro, and S. W. Harston, "A 16b σ Δ pipeline ADC with 2.5 MHz output data-rate." in IEEE ISSCC Dig. Tech. Papers, Feb. 1997, pp. 208-209.
22. A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, pp. 599-606, May 1999.
23. K. Bult and G. Geelen, "A fast-settling CMOS opamp for SC circuits with 90-dB DC gain," IEEE J. Solid-State Circuits, vol. 25, pp. 1379-1384, Dec. 1990.
24. O. Choksi and L. R. Carley, "Analysis of switched-capacitor common-mode feedback circuit," IEEE Trans. Circuits Syst. II, vol. 50, pp. 906-917, Dec. 2003.