Routing in self-organizing nano-scale irregular networks

ACM Journal on Emerging Technologies in Computing Systems

Volumn 6, Issue 1, 2010, Pages

  Liu, Yang ^a   Dwyer, Chris ^b   Lebeck, Alvin R ^a  

^a Duke University   (United States)

^b Duke University   (United States)

Author keywords

Data parallel; DNA; Nanocomputing; Self organizing; SIMD

Indexed keywords

ABUNDANT RESOURCES; CMOS TECHNOLOGY; COMMUNICATION LATENCY; DATA PARALLEL; DEADLOCK FREE; DEFECT TOLERANCE; EULER PATH; EXECUTION TIME; FABRICATION DEFECTS; IRREGULAR NETWORKS; IRREGULAR TOPOLOGY; NANO SCALE; NANO-COMPUTING; ON-CHIP NETWORKS; PHYSICAL TOPOLOGY; RESOURCE-CONSTRAINED; ROUTING APPROACH; ROUTING TECHNIQUES; SELF ORGANIZING; SHORTEST PATH; SILICON PLATFORMS; SIMD ARCHITECTURE; STATIC ROUTING ALGORITHM;

BIOASSAY; DEFECTS; DNA; GENES; NANOSTRUCTURED MATERIALS; ROUTING ALGORITHMS; TOPOLOGY;

BIOCHIPS;

EID: 77949551944     PISSN: 15504832     EISSN: 15504840     Source Type: Journal    
DOI: 10.1145/1721650.1721653     Document Type: Article

References (20)

1. AGARWAL,N., PEH, L.-S., AND JHA,N.K. 2009. GARNET: A detailed interconnection network model inside a full-system simulator. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. http://www.cs.wisc.edu/gems/download.html.
2. CHEN, R. Y., VIJAYKRISHNAN, N., AND IRWIN, M. J. 1999. Clock power issues in system-on-a-chip designs. In Proceedings of the IEEE Computer Society Workshop on VLSI. 48-53.
3. CHEN, X. AND PEH, L.-S. 2003. Leakage power modeling and optimization in interconnection networks. In Proceedings of the International Symposium on Low Power Electronics Design. 90-95.
4. DALLY, W. J. AND TOWLES, B. 2001. Route packets, not wires: On-Chip interconnection networks. In Proceedings of the Design Automation Conference. 684-689.
5. FOSSUM, J. G., GE., L., CHIANG, M.-H., TRIVEDI, V. P., CHOWDHURY, M. M., MATHEW, L., WORKMAN, G. O., AND NGUYEN, B.-Y. 2004. A process/physics-based compact model for nonclassical CMOS device and circuit design. Solid State Electron. 48, 6, 919-926.
6. GUO, Z., BALASUBRAMANIAN, S., ZLATANOVICI, R., KING, T.-J., AND NIKOLIC, B. 2005. FinFET-based SRAM design. In Proceedings of the International Symposium on Low Power Electronics and Design. 2-7.
7. HO, R., MAI, K., AND HOROWITZ, M. 2001. The future of wires. Proc. IEEE 89, 4, 490-504.
8. HOSKOTE, Y., VANGAL, S., SINGH, A., BORKAR, N., AND BORKAR, S. 2007. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro 27, 5, 51-61.
9. ITRS. 2007. International technology roadmap for semiconductors. http://www.itrs.net.
10. KUMAR, A.. KUNDU, P., SINGH, A. P., PEH, L.-S., AND JHA, N. K. 2007. A 4.6Tbits/s 3.6GHz singlecycle NoC router with a novel switch allocator in 65nm CMOS. In Proceedings of the International Conference on Computer Design. 63-70.
11. LIU, D. AND SVENSSON, C. 1994. Power consumption estimation in CMOS VLSI chips. IEEE J. Solid-State Circ. 29, 6, 663-670.
12. MAI, K., PAASKE, T., JAYASENA, N., HO, R., DALLY, W. J., AND HOROWITZ, M. 2000. Smart memories: A modular reconfigurable architecture. In Proceedings of the International Symposium on Computer Architecture. 161-171.
13. MUKHERJEE, S. S., BANNON, P., LANG, S., SPINK, A., AND WEBB, D. 2002. The alpha 21364 network architecture. IEEE Micro 22, 1, 26-35.
14. MUTTREJA, A., AGARWAL, N., AND JHA, N. K. 2007. CMOS logic design with independent-gate Fin-FETs. In Proceedings of the International Conference on Computer Design. 560-567.
15. PHAM, D. C., AIPPERSPACH, T., BOERSTLER, D., BOLLIGER, M., CHADHURY, R., COX, D., HARVEY, P., HARVEY, P. M., HOFSTEE, H. P., JOHNS, C., KAHLE, J., KAMEYAMA, A., KEATY, J.,MASUBUCHI, Y., PHAM, M., PILLE, J., POSLUSZNY, S, RILEY, M., STASIAK, D. L., SUZUOKI, M., TAKAHASHI, O., WARNOCK, J., WEITZEL, S., WENDEL, D., AND YAZAWA, K. 2006. Overview of the architecture, circuit designs and physical implementation of the first generation cell processor. IEEE J. Solid-State Circ. 41, 1, 179-196. PTM. Predictive technology model. http://www.eas.asu.edu/?ptm/.
16. SANKARALINGAM, K., NAGARAJAN, R., LIU, H., KIM, C., HUH, J., BURGER, D., KECKLER, S., ANDMOORE, C. R. 2003. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In Proceedings of the International Symposium on Computer Architecture. 422-433.
17. SHANG, L., PEH, L.-S., AND JHA, N. K. 2003. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proceedings of the International Symposium on High-Performance Computer Architecture. 91-102.
18. TAYLOR, M. B.,LEE,W.,MILLER, J.,WENTZLAFF, D., BRATT, I., GREENWALD, B., HOFFMANN, H., JOHNSON, P., KIM, J., PSOTA, J., SARAF, A., SHNIDMAN, N., STRUMPEN, V., FRANK, M., AMARASINGHE, S., AND AGARWAL, A. 2004. Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams. In Proceedings of the International Symposium on Computer Architecture. 2-13.
19. WANG, H., ZHU, X., PEH, L.-S., AND MALIK, S. 2002. ORION: A power-performance simulator for interconnection networks. In Proceedings of the International Symposium on Microarchitecture. 294-305.
20. ZHAO, W. AND CAO, Y. 2006. New generation of predictive technology model for sub-45nm early design exploration. IEEE Trans. Electron. Dev. 53, 11, 2816-2823.