Online computing and predicting architectural vulnerability factor of microprocessor structures

2009 15th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2009

Volumn , Issue , 2009, Pages 345-350

  Pan, Songjun ^a,b   Hu, Yu ^b   Li, Xiaowei ^a  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^b UNIVERSITY OF CHINESE ACADEMY OF SCIENCES   (China)

Author keywords

Architecture vulnerability factor; Microarchitecture; Performance; Reliability; Soft error

Indexed keywords

ARCHITECTURAL VULNERABILITY FACTOR; AVERAGE DIFFERENCE; COMPUTING METHODS; DIFFERENT STRUCTURE; FAULT COVERAGES; HARDWARE CONFIGURATIONS; MICRO ARCHITECTURES; MICROPROCESSOR DESIGNS; OFFLINE; ONLINE COMPUTING; PERFORMANCE DEGRADATION; PERFORMANCE RELIABILITY; PROTECTION SCHEMES; REDUNDANT MULTITHREADING; RESEARCH REPORTS; SOFT ERROR; SOFT-ERROR TOLERANCE;

ERROR CORRECTION; FAULT TOLERANCE; MULTITASKING; QUALITY ASSURANCE;

MICROPROCESSOR CHIPS;

EID: 77649304850     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PRDC.2009.61     Document Type: Conference Paper

References (22)

1. M. Kistler, S. Keckler, D. Burger, and L. Alvisi, "Modeling the Effect of Technology Trends on Soft Error Rate of Combinational Logic," DSN, pp. 389-398, Jun. 2002.
2. T. Karnik, P. Hazucha, and J. Patel, "Characterization of Soft Errors Caused by Single Event Upsets in CMOS Processes," IEEE Trans. on Dependable and Secure Computing, 1(2):128-143, Jun. 2004.
3. X. Fu, T. Li, and J. Fortes, "Sim-SODA: A Unified Framework for Architectural Level Software Reliability Analysis," Workshop on Modeling, Benchmarking and Simulation (Held in conjunction with ISCA), Jun. 2006.
4. E. Rotenberg, "AR-SMT: A microarchitectrual approach to fault tolerance in microprocessors," FTCS, pp. 84-91, Jun. 1999.
5. M. Gomaa, C. Scarbrough, T. N. Vijaykumar, I. Pomeranz, "Transient-fault recovery for chip multiprocessors," ISCA, pp. 98-109, Jun. 2003.
6. S. S. Mukherjee, M. Kontz, and S. Reinhardt, "Detailed Design and Evaluation of Redundant Multithreading Alternatives," ISCA, pp. 99-110, May 2002.
7. N. J. Wang, J. Quek, T. M. Rafacz, and S. J. Patel, "Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline," DSN, pp. 61-70, Jun. 2004.
8. S. Mukherjee, C. Weaver, J. Emer, S. Reinhardt, and T. Austin, "A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor," MICRO, pp. 29-40, Dec. 2003.
9. X. Fu, J. Poe, T. Li, and J. Fortes, "Characterizing Microarchitecture Soft Error Vulnerability Phase Behavior," MASCOTS, pp. 147-155, M. A. Gomaa and T. N. Vijaykumar, "Opportunistic transient-fault detection," ISCA, pp. 172-183, Jun. 2005.
10. M. A. Gomaa and T. N. Vijaykumar, "Opportunistic transient-fault detection," ISCA, pp. 172-183, Jun. 2005.
11. S. Mukherjee, J. Emer, and S. Reinhardt, "The Soft Error Problem: An Architectural Perspective," HPCA, pp. 243-247, Feb. 2005.
12. X. Li, S. V. Adve, P. Bose, and J. A. Rivers, "Online Estimation of Architectural Vulnerability Factor for Soft Errors," ISCA, pp. 341-352, Jun. 2008.
13. K. Walcott, G. Humpheys, and S. Gurumurthi, "Dynamic Prediction of Architectural Vulnerability from Microarchitectural State," ISCA, pp. 516-527, Jun. 2007.
14. N. Soundararajan, A. Parashar, and A. Sivasubramaniam, "Mechanisms for Bounding Vulnerabilities of Processor Structures," ISCA, pp. 506-515, Jun. 2007.
15. R. Desikan, D. Burger, S. Keckler, and T. Austin, "Sim-alpha: A Validated, Execution-Driven Alpha 21264 Simulator," Technical Report, TR-01-23, Department of Computer Sciences, University of Texas at Austin, 2001.
16. R. Desikan, D. Burger, and S. Keckler, "Measuring Experimental Error in Microprocessor Simulation," ISCA, pp. 266-277, Jun. 2001.
17. R. E. Kessler, "The Alpha 21264 Microprocessor," IEEE Micro, 19(2):24-36, Mar./Apr. 1999.
18. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically Characterizing Large Scale Program Behavior," ASPLOS, pp. 45-57, Oct. 2002.
19. K. Hoste, and A. Phansalkar, et al, "Performance prediction based on inherent program similarity," PACT, pp 114-122, Sep. 2006.
20. B. Fahs, and S. Bose, et al, "Performance Characterization of a Hardware Mechanism for Dynamic Optimization," MICRO, pp. 16-27, Dec. 2001.
21. Y. Choi, A. Knies, L. Gerke, and T. F. Ngai, "The Impact of If-Conversion and Branch Prediction on Program Execution on the Intel Itanium Processor," MICRO, pp. 182-191, Dec. 2001.
22. A. Biswas, P. Racunas, R. Cheveresan, J. Emer, S. Mukherjee, and R. Rangan, "Computing Architectural Vulnerability Factors for Address-Based Structures," ISCA, pp. 532-543, Jun. 2005.