BSIM-CMG: A compact model for multi-gate transistors

FinFETs and Other Multi-Gate Transistors

Volumn , Issue , 2008, Pages 113-153

  Dunga, Mohan Vamsi ^a   Lin, Chung Hsun ^a   Niknejad, Ali M ^a   Hu, Chenming ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 76449114880     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-0-387-71752-4_3     Document Type: Chapter

References (22)

1. Y. Taur, D. A. Buchanan, Wei Chen, D. J. Frank, K. E. Ismail, Shih-Hsien Lo, G. A. Sai-Halasz, R. G. Viswanathan, H.-J. C. Wann, S. J. Wind, Hon-Sum Wong: CMOS Scaling into the Nanometer Regime. Proceedings of IEEE 85 486 (1997).
2. D.J. Frank, R. H. Dennard, E. Nowak, P.M. Solomon, Y. Taur and H.-S.P. Wong: Device Scaling Limits of Si MOSFETs and Their Application Dependencies. Proceedings of IEEE 89, 259 (2001).
3. D. Hisamoto, Wen-Chin Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, Tsu-Jae King, J. Bokor, Chenming Hu: FinFET-A Self-Aligned Double Gate MOSFET Scalable to 20nm. IEEE Trans. Electron Devices 47, 2320 (2000).
4. H.-S.P. Wong, D.J. Frank, P.M. Solomon: Device Design Considerations for Double-Gate, Ground Plane and Single-Gate Ultra-Thin SOI MOSFETs at the 25nm Channel Length Generation. IEDM Tech. Digest, 407 (1998).
5. Y. Taur: Analytic Solutions of Charge and Capacitance in Symmetric and Asymmetric Double-Gate MOSFETs. IEEE Trans. Electron Devices 48, 2861 (2001).
6. G.D.J. Smit, A.J. Scholten, N. Serra, R.M T. Pijper, R. van Langevelde, A. Mercha, G. Gildenblat, D.B.M. Klassen: PSP-based compact FinFET model describing dc and RF measurements. IEDM Tech. Digest, 175 (2006).
7. J.-M. Sallese, F. Krummenacher, F. Pregaldiny, C. Lallement, A. Roy, C. Enz: A design-oriented charge-based current model for symmetric DG MOSFET and its correlation with the EKV formalism. Solid-State Electronics 49, 485 (2005).
8. Mohan V. Dunga, Chung-Hsun Lin, Xumei. Xi, Darsen D. Lu, Ali M. Niknejad, Chenming Hu: Modeling Advanced FET Technology in a Compact Model. IEEE Trans. Electron Devices 53, 1971 (2006).
9. Mohan V. Dunga, Chung-Hsun Lin, Darsen D. Lu, Weize Xiong, C. R. Cleavelin, P. Patruno, Jiunn-Ren Hwang, Fu-Liang Yang, Ali M. Niknejad, Chenming Hu: BSIM-MG: A Versatile Multi-Gate FET Model for Mixed-Signal Design. Proceedings of the VLSI Technology Symposium, 80 (2007).
10. J. R. Brews: A charge sheet model of the MOSFET. Solid-State Electronics 21, 345 (1978).
11. D. Ward, R. Dutton: A charge-oriented model for MOS transistor capacitances. IEEE J. Solid State Circuits 13, 703 (1978).
12. Y. King, H. Fujioka, S. Kamohara, K. Chen, C. Hu: DC electrical oxide thickness model for quantization of the inversion layer in MOSFETs. Semicond. Sci. Technol. 13, 963 (1998).
13. B. Majkusiak, T. Janik, J. Walczak: Semiconductor thickness effects in the double-gate SOI MOSFET. IEEE Trans. Electron Devices 45, 1127 (1998).
14. L. Ge, J. Fossum: Modeling of Quantization and Volume Inversion in Thin Si-Film Double-Gate MOSFETs. IEEE Trans. Electron Devices, 49, 287 (2002).
15. V. Trivedi, J. Fossum: Quantum-Mechanical Effects on the Threshold Voltage of Undoped Double-Gate MOSFETs. IEEE Electron Devices Lett. 26, 579 (2005).
16. Y. Li, S.-M. Yu: A unified quantum correction model for nanoscale singleand double-gate MOSFETs under inversion conditions. Nanotechnology 15, 1009 (2004).
17. D. Vasileska, Z. Ren: SCHRED-2.1 Manual (2000).
18. K. Suzuki, T. Tanaka, Y. Tasaka, H. Horie, Y. Arimoto: Scaling theory for double-gate SOI MOSFETs. IEEE Trans. Electron Devices 40, 2326 (1993).
19. X. Liang, Y. Taur: A 2-D Analytical Solution for SCEs in DG MOSFETs. IEEE Trans. Electron Devices 51, 1385 (2004).
20. R. H. Yan, A. Ourmazd, and K. F. Lee: Scaling the Si MOSFET;from bulk to SO1 to bulk. IEEE Trans. Electron Devices 39, 1704 (1992).
21. G. Pei, J. Kedzierski, P. Oldiges, M. Ieong, E. Kan: FinFET Design Considerations Based on 3-D Simulation and Analytical Modeling. IEEE Trans. Electron Devices 48, 1441 (2002).
22. H. Lu, Y. Taur: An Analytic Potential Model for Symmetric and Asymmetric DG MOSFETs. IEEE Trans. Electron Devices 53, 1161 (2006).