Chip multithreading systems need a new operating system scheduler

Proceedings of the 11th Workshop on ACM SIGOPS European Workshop, EW 11

Volumn , Issue , 2004, Pages

  Fedorova, Alexandra ^a,b   Small, Christopher ^b   Nussbaum, Daniel ^b   Seltzer, Margo ^a  

^a HARVARD UNIVERSITY   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PERFORMANCE; CHIP MULTIPROCESSING; CHIP MULTITHREADING; HARDWARE MULTITHREADING; OPERATING SYSTEMS; PROCESSOR ARCHITECTURES; PROCESSOR PIPELINES; SIMULATION EXPERIMENTS;

COMPUTER ARCHITECTURE; COMPUTER OPERATING SYSTEMS; NANOTECHNOLOGY; PIPELINE PROCESSING SYSTEMS; SCHEDULING; TECHNICAL PRESENTATIONS;

MULTITASKING;

EID: 77951460421     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1133572.1133597     Document Type: Conference Paper

References (19)

1. James R. Larus and Michael Parkes, "Using Cohort Scheduling to Enhance Server Performance", USENIX Tech. Conf., June 2002.
2. Jack Lo et al., "An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors", ISCA, June 1998.
3. Deborah T. Marr et al., "Hyper-Threading Technology Architecture and Microarchitecture", Intel Technology Journal Q1, 2002.
4. Robert Alverson et al., "The Tera Computer System", In Proc. 1990 Intl. Conf. on Supercomputing.
5. Anant Agrawal, Beng-Hong Lim, David Kranz and John Kubiatowicz, "APRIL: A Processor Architecture for Multiprocessing", ISCA, June 1990.
6. James Laudon, Anoop Gupta, and Mark Horowitz, "Interleaving: A Multithreading Technique Targeting Multiprocessors and Workstations", ASPLOS VI, October 1994.
7. Jack Lo, Susan Eggers, Joel Emer, Henry Levy, Rebecca Stamm, and Dean Tullsen, "Converting thread-level parallelism into instruction-level parallelism via simultaneous multithreading", ACM TOCS 15, 2, August 1997.
8. Sun Microsystems web site, http://www.sun.com/processors/throughput/ datasheet.html
9. Intel web site, http://www.intel.com/pressroom/archive/speeches/ otellini20030916.htm
10. Allan Snavely and Dean Tullsen, "Symbiotic Jobscheduling for a Simultaneous Multithreading Machine", In ASPLOS IX, November 2000.
11. Allan Snavely, Dean Tullsen, and Geoff Voelker, "Symbiotic Jobscheduling with Priorities for a Simultaneous Multithreading Processor", SIGMETRICS, 2002.
12. Sujay Parekh, Susan Eggers, Henry Levy, Jack Lo, "Thread-sensitive Scheduling for SMT Processors", http://www.cs.washington.edu/research/smt/, 2000.
13. Nathan Tuck and Dean M. Tullsen, "Initial Observations of the Simultaneous Multithreading Pentium 4 Processor", PACT, September 2003.
14. Dean M. Tullsen, Susan J. Eggers, and Henry M. Levy, "Simultaneous Multithreading: Maximizing On-Chip Parallelism", ISCA, June 1995.
15. Peter S. Magnusson, Fredrik Dahlgren, Håkan Grahn, Magnus Karlsson, Fredrik Larsson, Fredrik Lundholm, Andreas Moestedt, Jim Nilsson, Per Stenström, and Bengt Werner, "SimICS/sun4m: A Virtual Workstation", USENIX Tech. Conf., June 1998.
16. Daniel Nussbaum, Alexandra Fedorova, Christopher Small, "An Overview of the Sam CMT Simulator Toolkit", Sun Microsystems Technical Report, TR-2004-133, http://research.sun.com/techrep/2004/, March 2004.
17. Duc Vianney, "Hyperthreading Speeds Linux", http://www-106.ibm.com/developerworks/linux/library/l-htl/
18. "IBM Readies Power5 Microprocessor", http://www. supercomputingonline.com/nl.php?sid=4308
19. L. Barroso et al., "Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing", ISCA'00.