Communist, utilitarian, and capitalist cache policies on CMPs: Caches as a shared resource

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2006, Issue , 2006, Pages 13-22

  Hsu, Lisa R ^a   Reinhardt, Steven K ^a,c   Iyer, Ravishankar ^b   Makineni, Srihari ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b INTEL CORPORATION   (United States)

^c Reservoir Labs Inc   (Australia)

Author keywords

Cache; Multiprocessor; Partitioning; Performance

Indexed keywords

CACHE; MULTIPROCESSORS; NEAR OPTIMAL PERFORMANCE; PARTITIONING;

COMPUTER ARCHITECTURE; HIERARCHICAL SYSTEMS; MULTIPROCESSING SYSTEMS;

MICROPROCESSOR CHIPS;

EID: 34247143442     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1152154.1152161     Document Type: Conference Paper

References (21)

1. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In Proc. 11th Int'l Symp. on High-Performance Computer Architecture (HPCA), pages 340-351, Feb. 2005.
2. D. Chiou, P. Jain, S. Devadas, and L. Rudolph. Dynamic cache partitioning via columnization. In Proceedings of Design Automation Conference, Los Angeles, June 2000.
3. A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum. Performance of multithreaded chip multiprocessors and implications for operating system design. In Proc. 2005 USENIX Technical Conference, pages 395-398, 2005.
4. R. Goodwins. Does hyperthreading hurt server performance? http://news.com.com/Does+hyperthreading+hurt+server+performance/ 2100-1006_3-5965435.html?tag=nefd.top, Nov. 2005.
5. J. Huh, C. Kim, H. Shafi, L. Zhang, D. Burger, and S. W. Keckler. A nuca substrate for flexible cmp cache sharing. In Proc. 2005 Int'l Conf. on Supercomputing, pages 31-40, 2005.
6. Intel Corp. Next leap in microprocessor architecture: Intel core duo. White paper. http://ces2006.akamai.com.edgesuite.net/yonahassets/ CoreDuo_WhitePaper.pdf.
7. R. R. Iyer. On modeling and analyzing cache hierarchies using CASPER. In Proc. 11th Int'l Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, pages 182-187, Oct. 2003.
8. R. R. Iyer. CQoS: a framework for enabling QoS in shared caches of CMP platforms. In Proc. 2004 Int'l Conf. on Supercomputing, pages 257-266, 2004.
9. R. Kalla, B. Sinharoy, and J. M. Tendler. Ibm power5 chip: A dual-core multithreaded processor. IEEE Micro, 24(2):40-47, Mar. 2004.
10. S. Kim, D. Chandra, and Y. Solihin. Fair caching in a chip multiprocessor architecture. In Proc. 13th Ann. Int'l Conf. on Parallel Architectures and Compilation Techniques, pages 111-122, Sept. 2004.
11. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded sparc processor. IEEE Micro, 25(2):21-29, March/April 2005.
12. S. R. Kunkel, R. J. Eickemeyer, M. H. Lipasti, T. J. Mullins, B. O'Krafka, H. Rosenberg, S. P. VanderWiel, P. L. Vitale, and L. D. Whitley. A performance methodology for commercial servers. IBM Journal of Research and Development, 44(6):851-871, November 2000.
13. M5 Development Team. The M5 Simulator. http://m5.eecs.umich.edu.
14. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading processor. In Proc. Ninth Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS IX), pages 234-244, Nov. 2000.
15. H. S. Stone, J. Turek, and J. L. Wolf. Optimal partitioning of cache memory. IEEE Trans. Computers, 41(9):1054-1068, Sept. 1992.
16. G. E. Suh, S. Devadas, and L. Rudolph. Analytical cache models with applications to cache partitioning. In Proc. 2001 Int'l Conf. on Supercomputing, pages 1-12, 2001.
17. G. E. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. In Proc. 8th Int'l Symp. on High-Performance Computer Architecture (HPCA), Feb. 2002.
18. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic cache partitioning for simultaneous multithreading systems. In Proc. 13th IASTED Int'l Conference on Parallel and Distributed Computing Systems, 2001.
19. D. Thiebaut, H. S. Stone, and J. L. Wolf. Improving disk cache hit-ratios through cache partitioning. 41(6):665-676, 1992.
20. C. A. Waldspurger. Memory resource management in vmware esx server. In Proc. 2002 USENIX Technical Conference, pages 181-194, Dec. 2002.
21. D. A. Wood, M. D. Hill, and R. E. Kessler. A model for estimating trace-sample miss ratios. In Proc. 1991 ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems, pages 79-89, May 1991.