An interpolating digitally controlled oscillator for a wide-range all-digital PLL

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 9, 2009, Pages 2055-2063

  Choi, Kwang Hee ^a   Shin, Jung Bum ^a   Sim, Jae Yoon ^a   Park, Hong June ^a  

^a Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

All digital phase locked loop (ADPLL); Digitally controlled oscillator (DCO); Interpolation; Tri state inverter; Wide range

Indexed keywords

INTERPOLATION; PHASE LOCKED LOOPS;

ALL DIGITAL PHASE LOCKED LOOP; DIGITALLY CONTROLLED OSCILLATORS; INTERPOLATION SCHEMES; MAXIMUM FREQUENCY; OUTPUT FREQUENCY; TRI-STATE INVERTER; WIDE FREQUENCY RANGE; WIDE RANGE;

VARIABLE FREQUENCY OSCILLATORS;

EID: 70349246574     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2011577     Document Type: Article

References (17)

1. H.-T. Ahn and D. J. Allstot, "A low-jitter 1.9 V CMOS PLL for UltraSPARC microprocessor applications," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 450-454, Mar. 2000.
2. J. G. Maneatis, J. Kim, I. McClatchie, J. Maxey, and M. Shankarads, "Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1795-1803, Nov. 2003.
3. C.-C. Chung and C.-Y. Lee, "An all-digital phase-locked loop for high-speed clock generation," IEEE J. Solid-State Circuits, vol. 38, no. 2, Feb. 2003.
4. T. Olsson and P. Nilsson, "A digitally controlled PLL for SoC application," IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 751-760, May 2004.
5. T.-Y. Oh, S.-H. Yi, S.-H. Yang, B.-C. Lim, and K.-T. Hong, "A digital PLL with 5-phase digital PFD for low long-term jitter clock recovery," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2006, pp. 745-748.
6. P.-L. Chen, C.-C. Chung, J.-N. Yang, and C.-Y. Lee, "A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1275-1285, Jun. 2006.
7. A. V. Rylyakov, J. A. Tierno, G. J. English, D. Friedman, and M. Meghelli, "A wide power-supply range (0.5 V-to-1.3 V) wide tuning range (500 MHz-to-8 GHz) all-static CMOS AD PLL in 65 nm SOI," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2007, pp. 172-173.
8. J. A. Tierno, A. V. Rylyakov, and D. J. Friedman, "A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 42-51, Jan. 2008.
9. R.-J. Yang and S.-I. Liu, "A 40-550 MHz harmonic-free all-digital delay-locked loop using a variable SAR algorithm," IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 361-373, Feb. 2007.
10. R.-J. Yang and S.-I. Liu, "A 2.5 GHz all-digital delay-locked loop in 0.13 μm CMOS technology," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 2338-2347, Nov. 2007.
11. J.-S. Chiang and K.-Y. Chen, "The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 46, no. 7, pp. 945-950, Jul. 1999.
12. D.-H. Oh, D.-S. Kim, S. Kim, D.-K. Jeong, and W. Kim, "A 2.8 Gb/s all-digital CDR with a 10b monotonic dco," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2007, pp. 222-223.
13. J. Lin, B. Haroun, T. Foo, J.-S.Wang, B. Helmick, S. Randall, T. Mayhugh, C. Barr, and J. Kirkpatric, "A PVT tolerant 0.18 MHz to 600 MHz self-calibrated digital PLL in 90 nm CMOS process," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 488-489.
14. B. Miller and R. J. Conley, "A multiple modulator fractional divider," IEEE Trans. Instrum. Meas., vol. 40, no. 3, Jun. 1991.
15. M. Combes, K. Dioury, and A. Greiner, "A portable clock multiplier generator using digital CMOS standard cells," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 958-965, Jul. 1996.
16. B. W. Garlepp, K. S. Donnelly, J. Kim, P.S. Chau, J. L. Zerbe, C. Huang, C. V. Tran, C. L. Portmann, D. Stark, Y.-F. Chan, T. H. Lee, and M. A. Horowitz, "A portable digital DLL for high-speed CMOS interface circuits," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 632-644, May 1999.
17. V. Kratyuk, P. Kumar Hanumolu, U.-K. Moon, and K. Mayaram, "A design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loops analogy," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 3, pp. 247-251, Mar. 2007.