The design of an all-digital phase-locked loop with small dco hardware and fast phase lock

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 46, Issue 7, 1999, Pages 945-950

  Chiang, Jen Shiun ^a   Chen, Kuang Yuan ^a  

^a TAMKANG UNIVERSITY   (Taiwan)

Author keywords

All digital phase locked loop; Digital control oscillator; Frequency detector; Phase detector; Phase error; Phase locked loop

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL CONTROL SYSTEMS; ELECTRIC NETWORK SYNTHESIS; ERROR ANALYSIS; MICROPROCESSOR CHIPS; OSCILLATORS (ELECTRONIC);

ALL-DIGITAL PHASE-LOCKED LOOPS (ADPLL); DIGITAL CONTROL OSCILLATORS (DCO);

PHASE LOCKED LOOPS;

EID: 0032673755     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.775392     Document Type: Article

References (12)

1. LA Young, J.K. Greason, and K. L. Wong, PLL clock generator with 5 to 110 MHz of lock range, IEEE J. Solid-State Circuits, vol. 27, pp. 1599-1606, Nov. 1992.
2. J. Goto, M. Yanashina, T. Inoue, B.S. Shin, Y. Koseki, T. Horiuchi, N. Hamatake, K. Kumagai, T. Enomoto, and H. Yanada, A PLL-base programmable clock generator with 50 to 350 MHz oscillating range for video signal processors, IEICE Trans. Electron., vol. E77-C, no. 12, pp. 1951-1955, Dec. 1994.
3. H. Kondoh, H. Notani, T. Yoshimura, H. Shibata, and Y. Matsuda, A 1.5 V 250 MHz operation CMOS phase-locked with precharge type phase-frequency detector, IEICE Trans. Electron., vol. E78-C, no. 4, pp. 381-388, Apr. 1995.
4. W.M. Lindsey and M. K. Simon, Phase-Locked Loops & Their Application. New York: IEEE, 1978.
5. M. Thamsirianunt and T. Kwansniewski, Cell-based fully integrated CMOS frequency synthesizers, IEEE J. Solid-State Circuits, vol. 29, pp. 271-278, Mar. 1994.
6. R.E. Best, Phase-Locked Loops: Theory, Design and Applications, 2nd ed. New York: McGraw-Hill, 1993.
7. J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors, IEEE J. Solid-State Circuits, vol. 30, pp. 412-422, Apr. 1995.
8. Y. Jiren, I. Karlsson, and C. Svensson, A true single-phase-clock dynamic CMOS circuit technique, IEEE J. Solid-State Circuits, vol. 22, pp. 899-901, Oct. 1987.
9. J. Yuan and C. Svensson, High speed CMOS circuit technique, IEEE J. Solid-State Circuits, vol. 24, pp. 62-70, Feb. 1989.
10. R. Saban and A. Efendovich, A fully-digital, 2-MB/sec CMOS data separator, in ISCAS'94, vol. 3, pp. 53-56.
11. R. Fried, Low-power digital PLL with one cycle frequency lock-in time for clock syntheses up to 100 MHz using 32,768 Hz reference clock, Proc. IEEE, vol. 84, pp. 291-294, Feb. 1996.
12. J.-S. Chiang and K.-Y. Chen, A 3.3 V all digital phase-locked loop with small DCO hardware and fast phase lock, in Proc. ISCAS'98, vol. 3, pp. 554-557.