A portable digital DLL for high-speed CMOS interface circuits

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 5, 1999, Pages 632-644

  Garlepp, Bruno W ^b   Donnelly, Kevin S ^a,b   Kim, Jun ^b   Chau, Pak S ^b   Zerbe, Jared L ^b   Huang, Charles ^b   Tran, Chanh V ^b   Portmann, Clemenz L ^a,b   Stark, Donald ^b   Chan, Yiu Fai ^a,b   Lee, Thomas H ^a,c   Horowitz, Mark A ^c  

^a IEEE

^b RAMBUS INC   (United States)

^c Stanford University   (United States)

Author keywords

Delay circuits; Delay locked loops (DLL's); Digital control; Digital DLL; Phase blending; Phase control; Phase synchronization

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL CIRCUITS; DIGITAL CONTROL SYSTEMS; INTERFACES (COMPUTER); PHASE CONTROL; SYNCHRONIZATION;

DELAY-LOCKED LOOP (DLL); HIGH SPEED INTERFACE CIRCUITS; PHASE BLENDING;

DELAY CIRCUITS;

EID: 0032635505     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.760373     Document Type: Article

References (15)

1. A. Efendovich, Y. Afek, C. Sella, and Z. Bikowsky, "Multifrequency zero-jitter delay-locked loop," IEEE J. Solid-Sate Circuits, vol. 29, pp. 67-70, Jan. 1994.
2. J.-M. Han, J. Lee, S. Yoon, S. Jeong, C. Park, I. Cho, S. Lee, and D. Seo, "Skew minimization techniques for 256 Mb synchronous DRAM and beyond," in VLS Circuits Dig. Tech. Papers, June 1996, pp. 192-193.
3. A. Hatakeyama, H. Mochizuki, T. Aikawa, M. Takita, Y. Ishii, H. Tsuboi, S. Fujioka, S. Yamaguchi, M. Koga, Y. Serizawa, K. Nishimura, K. Kawabata, Y. Okajima, M. Kawano, H. Kojima, K. Mizutani, T. Anezaki, M. Hasegawa, and M. Taguchi, "A 256 Mb SDRAM using register-controlled digital DLL," in ISSCC 1997 Dig. Tech. Papers, Feb. 1997, pp. 72-73.
4. T. Lee, K. Donnelly, J. Ho, J. Zerbe, M. Johnson, and T. Ishikawa, "A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM," IEEE J. Solid-State Circuits, vol. 29, pp. 1491-1496, Dec. 1994.
5. S. Sidiropoulos and M. Horowitz, "A semidigital dual delay-locked loop," IEEE J. Solid-State Circuits, vol. 32, pp. 1683-1692, Nov. 1997.
6. K. Donnelly, Y. Chan, J. Ho, C. Tran, S. Patel, B. Lau, J. Kim, P. Chau, C. Huang, J. Wei, L. Yu, R. Tarver, R. Kulkarni, D. Stark, and M. Johnson, "A 660MB/s interface megacell portable circuit in 0.3 μm-0.7 μm CMOS ASIC," IEEE J. Solid-State Circuits, vol. 31, pp. 1995-2003, Dec. 1996.
7. N. Kushiyama, S. Ohshima, D. Stark, H. Noji, K. Sakurai, S. Takase, T. Furuyama, R. Barth, A. Chan, J. Dillon, J. Gasbarro, M. Griffin, M. Horowitz, T. Lee, and V. Lee, "A 500-Megabyte/s data-rate 4.5M DRAM," IEEE J. Solid-State Circuits, vol. 28, pp. 490-508, Apr. 1993.
8. M. Hasegawa, M. Nakamura, S. Narui, S. Ohkuma, Y. Kawase, H. Endoh, S. Miyatake, T. Akiba, K. Kawakita, M. Yoshida, S. Yamada, T. Sekigguchi, I. Asano, Y. Tadaki, R. Nagai, S. Miyaoka, K. Kajigaya, M. Horiguchi, and Y. Nakagome, "A 256 Mb SDRAM with subthreshold leakage current suppression," in ISSCC 1998 Dig. Tech. Papers, Feb. 1998, pp. 80-81.
9. T. Saeki, Y. Nakaoka, M. Fujita, A. Tanaka, K. Nagata, K. Sakakibara, T. Matano, Y. Hoshino, K. Miyano, S. Isa, E. Kakehashi, J. Drynan, M. Komuro, T. Fukase, H. Iwasaki, J. Sekine, M. Igeta, N. Nakanishi, T. Itani, K. Yoshida, H. Yoshino, S. Hashimoto, T. Yoshii, M. Ichinose, T. Imura, M. Uziie, K. Koyama, Y. Fukuzo, and T. Okuda, "A 2.5 ns clock access 250 MHz 256 Mb SDRAM with synchronous mirror delay," ISSCC 1996 Dig. Tech. Papers, Feb. 1996, pp. 374-375.
10. B. Garlepp, K. Donnelly, J. Kim, P. Chau, J. Zerbe, C. Huang, C. Tran, C. Portmann, D. Stark, Y. Chan, T. Lee, and M. Horowitz, "A portable digital DLL architecture for CMOS interface circuits," in VLSI Circuits Dig. Tech. Papers, June 1998, pp. 214-215.
11. M. Griffin, J. Zerbe, A. Chan, Y. Jun, Y. Tanaka, W. Richardson, G. Tsang, M. Ching, C. Portmann, Y. Li, B. Stonecypher, L. Lai, K. Lee, V. Lee, D. Stark, H. Modarres, P. Batra, J. Louis-Chandran, J. Privitera, T. Thrush, B. Nickell, J. Yang, V. Hennon, and R. Sauve, "A process independent 800 MB/s DRAM bytewide interface featuring command interleaving and concurrent memory operation," in ISSCC 1998 Dig. Tech. Papers, Feb. 1998, pp. 156-157.
12. S. Sidiropoulos, "High-performance interchip signalling," Ph.D. dissertation, Computer Systems Laboratory, Stanford University, Stanford, CA, Apr. 1998. Available as Tech. Rep. CSL-TR-98-760 from http://elib.stanford.edu/.
13. I. Young, M. Mar, and B. Bhushan, "A 0.35 μm CMOS 3-880 MHz PLL N/2 multiplier and distribution network with low jitter for microprocessors," in ISSCC 1997 Dig. Tech. Papers, Feb. 1997, pp. 330-331.
14. V. von Kaenel, D. Aebischer, C. Piguet, and E. Dijkstra, "A 320 MHz, 1.5 mW at 1.35 V CMOS PLL for microprocessor clock generation," in ISSCC 1996 Dig. Tech. Papers, Feb. 1996, pp. 132-133.
15. V. von Kaenel, D. Aebischer, R. van Dongen, and C. Piguet, "A 600 MHz CMOS PLL microprocessor clock generator with a 1.2 GHz VCO," in ISSCC 1998 Dig. Tech. Papers, Feb. 1998, pp. 396-397.