|
Volumn , Issue , 2006, Pages 37-43
|
Placement and timing for FPGAS considering variations
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CRITICAL PATHS;
FIELD PROGRAMMABLE LOGIC (FPL);
IN DEPTH STUDIES;
INTERNATIONAL CONFERENCES;
NANOMETER TECHNOLOGIES;
ON-CHIP VARIATIONS;
PROCESS VARIATIONS;
RE PROGRAMMABILITY;
STATISTICAL ALGORITHMS;
STATISTICAL PERFORMANCES;
STATISTICAL TIMING ANALYSIS;
TEST TIME;
YIELD LOSSES;
APPLICATION SPECIFIC INTEGRATED CIRCUITS;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
FUZZY LOGIC;
INTEGRATED CIRCUITS;
NETWORKS (CIRCUITS);
STATISTICAL METHODS;
STATISTICS;
TIME MEASUREMENT;
TIMING CIRCUITS;
|
EID: 46249113560
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/FPL.2006.311192 Document Type: Conference Paper |
Times cited : (26)
|
References (11)
|