A new hybrid FPGA with nanoscale clusters and CMOS routing

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 727-730

  Rad, Reza M P ^a   Tehranipoor, Mohammad ^a  

^a UNIVERSITY OF MARYLAND BALTIMORE COUNTY   (United States)

Author keywords

FPGA; Molecular electronics; Reconfigurable nanoscale devices

Indexed keywords

CLUSTER ANALYSIS; CMOS INTEGRATED CIRCUITS; MOLECULAR ELECTRONICS; NANOELECTRONICS; NANOWIRES; ROUTING ALGORITHMS;

INTER-CLUSTER ROUTING; NANOSCALE CLUSTERS; RECONFIGURABLE NANOSCALE DEVICES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34547144377     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1147094     Document Type: Conference Paper

References (14)

1. Y. Chen, D. A. A. Ohlberg, X. Li, D. R. Stewart, R. S. Williams, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, D. L. Olynick. and E. Anderson, "Nanoscale molecular switch devices fabricated by imprint lithography," Appl. Phys. Lett., vol. 82, no. 10, pp. 1610-1612, 2003.
2. C. Dekker, "Carbon nanotubes as molecular quantum wires," Phys. Today, pp. 22-28, May 1999.
3. Y. Cui, L. J. Lauhon, M. S. Gudiksen, J, Wang, and C. M. Lieber, "Diameter-controlled synthesis of single crystal silicon nanowires," Appl. Phys. Lett., vol. 78, no. 15, pp. 2214-2216, 2001.
4. Y. Huang, X. Duan, Q. Wei, and C. M. Lieber, "Directed assembly of one-dimensional nanostructures into functional networks," Science, vol. 291, pp. 630-633, Jan. 2001.
5. R. M. Rad and M. Tehranipoor, "Fine-Grained Island Style Architecture for Molecular Electronic Devices," Int. Symp. on Field Programmable Gate Arrays (FPGA '06), 2006.
6. P. J. Kuekes and R. S. Williams, "Demultiplexer for a molecular wire crossbar network" US patent Number 6256767, 2000.
7. S. C. Goldstein and M. Budiu, "NanoFabrlc: Spatial Computing using Molecular Electronics," in Proc. Int. Symp. on Computer Architecture, pp. 178-189, 2001.
8. G. Snider, P. Kuekes and R. S. Williams, "CMOS-like logic in defective, nanoscale crossbars" Nanotechnology, Inst. of Phys., vol. 15, pp. 881-891, 2004.
9. D. B. Strukov and K. K. Likarev, "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nano devices" Nanotechnology, Inst. of Phys., vol. 16, pp. 888-900, 2005.
10. E. Ahmed and J. Rose, "The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density," IEEE Transactions on Very Large Scale Integration Systems, vol. 12, no. 3, pp. 3-12, March 2004.
11. A. Gayasen, N. Vijaykrishnan and M.J. Irwin, "Exploring Technology Alternatives for Nano-Scale FPGA Interconnects," in proc. Design Automation Conference (DAC), pp. 921-926, 2005.
12. V. Betz, J. Rose and A. Mirquardt, "Architecture and CAD for Deep Submicron FPGAs." Norwell, MA: Kluwer, 1999.
13. D. Sylvester and K. Keutzer, "Getting to the bottom of deep submicron," Int. Conf on Computer-Aided Design (ICCAD), pp. 203-211, 1998.
14. A. DeHon, "Nanowire-Based Programmable Architectures," ACM Journal of Emerging Tech. in Com. Sys., vol 1, no. 2, pp. 109-162, July 2005.