DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 752-759

  Chen, Deming ^a   Cong, Jason ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIN PACKING; BOOLEAN CIRCUITS; NETWORK FLOW ALGORITHMS; PRIMARY INPUTS (PI);

ALGORITHMS; CONSTRAINT THEORY; DYNAMIC PROGRAMMING; GRAPH THEORY; OPTIMIZATION; POLYNOMIALS; PROBLEM SOLVING; TABLE LOOKUP;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 16244418071     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (25)

1. R. J. Francis, et al., "Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs," DAC, 1991.
2. R. Murgai, et al., "Improved Logic Synthesis Algorithms for Table Look Up Architectures," ICCAD, Nov., 1991.
3. K. Karplus, "Xmap: A Technology Mapper for Table-lookup Field-Programmable Gate Arrays," DAC, 1991.
4. N.-S. Woo, "A Heuristic Method for FPGA Technology Mapping Based on the Edge Visibility," DAC, 1991.
5. P. Sawkar and D. Thomas, "Technology Mapping for Table-Look-Up Based Field Programmable Gate Arrays," ACM/SIGDA Workshop on Field Programmable Gate Arrays, Feb. 1992.
6. J. Cong, C. Wu, and E. Ding, "Cut Ranking and Pruning: Enabling A General and Efficient FPGA Mapping Solution," FPGA, Feb. 1999.
7. A. Farrahi and M. Sarrafzadeh, "Complexity of the Lookup-Table Minimization Problem for FPGA Technology Mapping," IEEE TCAD, Vol. 13, No. 11, pp. 1319-1332, Nov. 1994.
8. R. J. Francis, J. Rose, and Z. Vranesic, "Technology mapping for lookup table-based FPGA's for performance," ICCAD, Nov. 1991.
9. R. Murgai, et al., "Performance Directed Synthesis for Table Look Up Programmable Gate Arrays," ICCAD, Nov., 1991.
10. K. C. Chen, et al., "DAG-Map: Graph-based FPGA Technology Mapping for Delay Optimization," IEEE Design and Test of Computers, vol. 9, no. 3, pp. 7-20, Sep., 1992.
11. J. Cong and Y. Ding, "An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs," ICCAD, Nov. 1992.
12. H. Yang and D. F. Wong, "Edge-map: Optimal Performance Driven Technology Mapping for Iterative LUT based FPGA Designs," ICGAD, Nov. 1994.
13. P. Pan and C.L. Liu, "Optimal Clock Period FPGA Technology Mapping for Sequential Circuits," DAC, June 1996.
14. A.H. Farrahi and M. Sarrafzadeh, "FPGA Technology Mapping for Power Minimization," Proc. of Intl. Workshop in Field Programmable Logic and Applications, 1994.
15. J. Anderson and F. N. Najm, "Power-Aware Technology Mapping for LUT-Based FPGAs," IEEE Intl. Conf. on Field-Programmable Technology, 2002.
16. Z-H. Wang et al., "Power Minimization in LUT-Based FPGA Technology Mapping," ASPDAC, 2001.
17. H. Li, W. Mak, and S. Katkoori, "Efficient LUT-Based FPGA Technology Mapping for Power Minimization," ASPDAC, 2003.
18. J. Lamoureux and S.J.E. Wilton, "On the Interaction between Power-Aware CAD Algorithms for FPGAs," IEEE/ACM International Conference on Computer Aided Design, 2003.
19. D. Chen, et al., "Low-Power Technology Mapping for FPGA Architectures with Dual Supply Voltages," FPGA, Feb. 2004.
20. J. Cong and Y. Ding, "On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping," IEEE Trans. on VLSI Systems, vol. 2, no. 2, pp. 137-148, June 1994.
21. J. Cong and Y. Hwang, "Simultaneous Depth and Area Minimization in LUT-Based FPGA Mapping," FPGA, Feb. 1995.
22. C. Legl, B. Wurth, and K. Eckl, "A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs," DAC, June 1996.
23. J. Cong and Y. Ding, "Beyond the Combinatorial Limit in Depth Minimization for LUT-Based FPGA Designs," ICCAD, Nov. 1993.
24. S-C Chang, M. Marek-Sodowska, and T. Hwang, "Technology Mapping for TLU FPGA Based on Decomposition of Binary Decision Diagrams," IEEE Transactions on CAD, Vol. 15, No. 10, pp. 1226-1236, Oct. 1996.
25. UCLA RASP FPGA/CPLD Technology Mapping & Synthesis Package, http://ballade.cs.ucla.edu/software_release/rasp/htdocs/.