Segmented dynamic element matching for high-resolution digital-to-analog conversion

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 11, 2008, Pages 3383-3392

  Chan, Kok Lim ^a,b   Rakuljic, Nevena ^a   Galton, Ian ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INSTITUTE OF MICROELECTRONICS   (Singapore)

Author keywords

Digital to analog conversion; Dynamic element matching (DEM); Segmentation

Indexed keywords

DIGITAL TO ANALOG CONVERSION; IMAGE SEGMENTATION;

ANALOG CONVERTERS; DEM ARCHITECTURE; DESIGN TRADEOFF; DYNAMIC ELEMENT MATCHING; ENABLING TECHNIQUES; HIGH RESOLUTION; IDENTICAL COMPONENTS; SYSTEMATIC METHOD;

SURVEYING;

EID: 58049195174     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2001757     Document Type: Article

References (37)

1. L. R. Carley and J. Kenny, "A 16-b 4′th order noise-shaping D/A converter," in Proc. IEEE Custom Integr. Circuits Conf., May 1988, pp. 21.7.1-21.7.4.
2. L. R. Carley, "A noise-shaping coder topology for 15 + b converters," IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 267-273, Apr. 1989.
3. B. H. Leung and S. Sutarja, "Multi-b Σ - Δ A/D converter incorporating a novel class of dynamic element shaping," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 1, pp. 35-51, Jan. 1992.
4. F. Chen and B. H. Leung, "A high resolution multibit sigma-delta modulator with individual level averaging," IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 453-460, Apr. 1995.
5. M. J. Story, "Digital to Analogue Adapted to Select Input Sources Based on a Preselected Algorithm Once per Cycle of a Sampling Signal," U.S. Patent 5 138 317, Aug. 11, 1992.
6. W. Redman-White and D. J. L. Bourner, "Improved dynamic linearity in multi-level ΣΔ converters by spectral dispersion of D/A distortion products," in Proc. IEEE Eur. Conf. Theory and Design, Sep. 1989, pp. 205-208.
7. H. S. Jackson, "Circuit and Method of Cancelling Nonlinearity Error Associated With Component Mismatches in a Data Converter," U.S. Patent 5 221 926, Jun. 22, 1993.
8. R. T. Baird and T. S. Fiez, "Improved ΣΔ DAC linearity using data weighted averaging," in Proc. IEEE Int. Symp. Circuits Syst., May 1995, pp. 13-16.
9. R. T. Baird and T. S. Fiez, "Linearity enhancement of ΣΔ A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, pp. 753-762, Dec. 1995.
10. R. W. Adams and T. W. Kwan, "Data-Directed Scrambler for Multi-Bit Noise-Shaping D/A Converters," U.S. Patent 5 404 142, Apr. 4, 1995.
11. R. Schreier and B. Zhang, "Noise-shaped multibit D/A converter employing unit elements," Electron. Lett., vol. 31, pp. 1712-1713, Sep. 1995.
12. I. Galton, "Spectral shaping of circuit errors in digital-to-analog converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 10, pp. 808-817, Oct. 1997.
13. E. Fogleman, I. Galton, W. Huff, and H. Jensen, "A 3.3-V single-poly CMOS audio ADC delta-sigma modulator with 98-dB peak SINAD and 105-dB peak SFDR," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 297-307, Mar. 2000.
14. J. Grilo, I. Galton, K. Wang, and R. G. Montemayor, "A 12-mW ADC delta-sigma modulator with 80 dB of dynamic range integrated in a single-chip bluetooth transceiver," IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 271-278, Mar. 2002.
15. T. Shui, R. Schreier, and F. Hudson, "Mismatch shaping for a current-mode multibit delta-sigma DAC," IEEE J. Solid-State Circuits vol. 34, no. 3, pp. 331-338, Mar. 1999.
16. I. Fujimori, A. Nogi, and T. Sugimoto, "A multibit delta-sigma audio DAC with 120-dB dynamic range," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1066-1073, Aug. 2000.
17. R. E. Radke, A. Eshraghi, and T. F. Fiez, "A 14-b current-mode ΣΔ DAC based upon rotated data weighted averaging," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1074-1084, Aug. 2000.
18. E. Tuijl, J. Homberg, D. Reefman, C. Bastiaansen, and L. Dussen, "A 128 fs, multi-bit ΣΔ CMOS audio DAC with real-time DEM and 115 dB SFDR," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 368-369.
19. M. Clara, W. Klatzer, A. Wiesbauser, and D. Straeussnigg, "A 350 MHz low-OSR ΣΔ current-steering DAC with active termination in 0.13 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2005, pp. 118-588.
20. Z. Zhang and G. Temes, "A segmented data-weighted-averaging technique," in Proc. IEEE Int. Symp. Circuits Syst., 2007, pp. 481-484.
21. T. S. Kaplan, J. F. Jensen, C. H. Fields, and M. F. Chang, "A 2-GS/s 3-b ΣΔ-modulated DAC with tunable bandpass mismatch shaping," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 603-610, Mar. 2005.
22. S. Reekmans, J. D. Maeyer, P. Rombouts, and L. Weyten, "Quadrature mismatch shaping for digital-to-analog converters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 12, pp. 2529-2538, Dec. 2006.
23. H. Hsieh and L. Lin, "A first-order tree-structured DAC with reduced signal-band noise," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 5, pp. 392-396, May 2007.
24. M. Vadipour, "Techniques for preventing tonal behavior of data weighted averaging algorithm in Σ - Δ modulators," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 11, pp. 1137-1144, Nov. 2000.
25. J. Arias, P. Kiss, V. Boccuzzi, L. Quintanilla, L. Enriquez, J. Vicente, D. Bishal, J. S. Pablo, and J. Barbolla, "Nonlinearity correction for multibit ΣΔ DACs" IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 6, pp. 1033-1041, Jun. 2005.
26. A. A. Hamoui and K. W. Martin, "High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΣΔ ADCs for broadband applications," IEEE Trans. Circuits Syst. I, Reg. Papers vol. 51, no. 1, pp. 72-85, Jan. 2004.
27. D. H. Lee and T. H. Kuo, "Advancing data weighted averaging technique for multi-bit sigma-delta," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 10, pp. 838-842, Oct. 2007.
28. B. Jewett, J. Liu, and K. Poulton, "A 1.2 GS/s 15 b DAC for precision signal generation," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2005, p. 110-587.
29. Fujitsu MB86061 12-b 400 MS/s Digital to Analog Converter.
30. 2," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1064-1072, Jul. 2004.
31. N rotated walk switching scheme," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 11, pp. 1264-1268, Nov. 2006.
32. A. Fishov, E. Siragusa, J. Welz, E. Fogleman, and I. Galton, "Segmented mismatch-shaping D/A conversion," in Proc. IEEE Int. Symp. Circuits Syst., 2002, pp. IV.679-IV.682.
33. B. Nordick, C. Petrie, and Y. Cheng, "Dynamic element matching techniques for delta-sigma ADCs with large internal quantizers," in Proc. IEEE Int. Symp. Circuits Syst., 2004, pp. 653-656.
34. Y. Cheng, C. Petrie, B. Nodick, and D. Comer, "Multibit delta-sigma modulator with two-step quantization and segmented DAC," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 9, pp. 849-852, Sep. 2006.
35. R. Adams, K. Q. Nguyen, and K. Sweetland, "A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1871-1878, Dec. 1998.
36. K. L. Chan and I. Galton, "A 14 b 100 MS/s DAC with fully segmented dynamic element matching," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2006.
37. K. L. Chan, J. Zhu, and I. Galton, "A 150 MS/s 14-b segmented DEM DAC with greater than 83 dB of SFDR across the nyquist band," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 14, 2007.