Advancing Data Weighted Averaging Technique for Multi-Bit Sigma-Delta Modulators

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 10, 2007, Pages 838-842

  Lee, Da Huei ^a   Kuo, Tai Haur ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

Analog digital (A D) and digital analog (D A) converters; data weighted averaging (DWA); sigma delta modulators (SDMs)

Indexed keywords

ANALOG TO DIGITAL CONVERSION; SIGNAL DETECTION; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO;

DATA WEIGHTED AVERAGING TECHNIQUE; SIGMA-DELTA MODULATORS; TONE-SUPPRESSING TECHNIQUE; TONE-TRANSFERRING TECHNIQUE;

MODULATORS;

EID: 36248941467     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.901575     Document Type: Article

References (16)

1. R. T. Baird and T. S. Fiez, “Linearity enhancement of multibit A/D and D/A converters using data weighted averaging,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 12, pp. 753–762, Dec. 1995.
2. I. Galton, “Spectral shaping of circuit errors in digital-to-analog converters,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 10, pp. 808–817, Oct. 1997.
3. R. Schreier and B. Zhang, “Noise-shaped multibit D/A converter employing unit elements,” Electron. Lett., vol. 31, no. 20, pp. 1712–1713, Sep. 28, 1995.
4. L. A. Williams, III, “An audio DAC with 90-dB linearity using MOS to metal-metal charge transfer,” in Dig. Tech. Papers ISSCC, Feb. 1998, pp. 58–59.
5. R. E. Radke, A. Eshraghi, and T. S. Fiez, “A 14-bit current-mode EA ∑Δ DAC based upon rotated data weighted averaging,” IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1074–1084, Aug. 2000.
6. I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao, and S. L. Chan, “A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8X oversampling ratio,” IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1820–1828, Dec. 2000.
7. K. Vleugels, S. Rabii, and B. A. Wooley, “A 2.5-V sigma-delta modulator for broadband communications applications,” IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1887–1899, Dec. 2001.
8. A. A. Hamoui and K. W. Martin, “High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ∑Δ ADCs for broadband applications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 72–85, Jan. 2004.
9. M. Vadipour, “Techniques for preventing tonal behavior of data weighted averaging algorithm in ∑Δ modulators,” IEEE Trans. Circuits Syst. II, vol. 47, no. 11, pp. 1137–1144, Nov. 2000.
10. I. Fujimori, A. Nogi, and T. Sugimoto, “A multibit delta-sigma audio DAC with 120-dB dynamic range,” IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1066–1073, Aug. 2000.
11. K. D. Chen and T. H. Kuo, “An improved technique for reducing baseband tones in sigma-delta modulators employing data weighted averaging algorithm without adding dither,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 1, pp. 63–68, Jan. 1999.
12. T. H. Kuo, K. D. Chen, and H. R. Yeng, “A wideband CMOS sigma-delta modulator with incremental data weighted averaging,” IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 11–17, Jan. 2002.
13. T. H. Kuo, K. D. Chen, and J. R. Chen, “Automatic coefficients design for high-order sigma-delta modulators,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 1, pp. 6–15, Jan. 1999.
14. O. J. A. P. Nys and R. K. Henderson, “An analysis of dynamic element matching techniques in sigma-delta modulation,” in Proc. IEEE ISCAS, May 1996, pp. 231–234.
15. F. Chen and B. Leung, “Some observations on tone behavior in data weighted averaging,” in Proc. IEEE ISCAS, May 1998, pp. 500–503.
16. 2 with mixed-signal chopping and calibration,” IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1859–1867, Dec. 2001.