A 2-GS/s 3-bit ΔΣ-modulated DAC with tunable bandpass mismatch shaping

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 3, 2005, Pages 603-609

  Kaplan, Todd S ^a,b   Jensen, Joseph F ^b   Fields, Charles H ^b   Chang, Mau Chung Frank ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Hughes Aircraft Co   (United States)

Author keywords

Digital analog conversion; Dynamic element matching; Mismatch shaping; Sigma delta modulation

Indexed keywords

DELTA SIGMA MODULATION; DIGITAL SIGNAL PROCESSING; DIGITAL TO ANALOG CONVERSION; HETEROJUNCTION BIPOLAR TRANSISTORS; INTERMODULATION; MODULATORS; SEMICONDUCTING INDIUM PHOSPHIDE; SIGNAL DISTORTION; SPECTRUM ANALYZERS; SPURIOUS SIGNAL NOISE;

DYNAMIC ELEMENT MATCHING; MISMATCH SHAPING; NOTCH FREQUENCY; STATIC MISMATCH ERRORS;

TRANSCEIVERS;

EID: 16244385650     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.843708     Document Type: Article

References (15)

1. T. Kaplan, J. Cruz-Albrecht, M. Mokhtari, D. Matthews, J. F. Jensen, and M. Chang, "A 1.3-GHz IF digitizer using a 4th-order continuous-time bandpass ΔΣ modulator," in Proc. Custom Integrated Circuits Conf. (CICC), Sep. 2003, pp. 127-130.
2. M. Sokolich, C. H. Fields, S. Thomas III, B. Shi, Y. K. Boegeman, R. Martinez, A. R. Kramer, and M. Madhav, "A low-power 72.8-GHz static frequency divider in AlInAs/InGaAs HBT technology," IEEE J. Solid-State Circuits, vol. 36, no. 9, pp. 1328-1334, Sep. 2001.
3. I. Gallon, "Spectral shaping of circuit errors in digital-to-analog converters," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 44, no. 10, pp. 808-817, Oct. 1997.
4. T. Shui, R. Schreier, and F. Hudson, "Mismatch shaping for a current-mode multibit delta-sigma DAC," IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 331-338, Mar. 1999.
5. T. Kaplan, J. Jensen, C. Fields, and M. F. Chang, "A 2 GS/s 3b ΔΣ-modulated DAC with a tunable switched-capacitor bandpass DAC mismatch shaper," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2004, pp. 366-367.
6. P. Vorenkamp and J. P. M. Verdaasdonk, "Fully bipolar, 130-Msample/s 10-b track-and-hold circuit," IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 988-992, Jul. 1992.
7. L. Jackson, Digital Filters and Signal Processing. Boston, MA: Kluwer, 1996, p. 466.
8. K. Vleugels, S. Rabii, and B. Wooley, "A 2.5-V sigma-delta modulator for broadband communications applications," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1887-1899, Dec. 2001.
9. L. Hernandez and A. Quesada, "Programmable sine wave generator employing a mismatch-shaping DAC," in Proc. IEEE Int. Conf. Electronics, Circuits and Systems (ICECS), Sep. 1998, pp. 135-138.
10. H. Lin and R. Schreier, "A bandpass mismatch-shaped multi-bit ΔΣ switched-capacitor DAC using butterfly shuffler," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1999, pp. 58-59.
11. T. Ueno, A. Yasuda, T. Yamaji, and T. Itakura, "A fourth-order bandpass Δ - Σ modulator using second-order bandpass noise-shaping dynamic element matching," IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 809-816, Jun. 2002.
12. Y. Geerts, M. Steyaert, and W. Sansen, "A 2.5 MSample/s multi-bit ΔΣ CMOS ADC," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2000, pp. 58-59.
13. T.-H. Kuo, K.-D. Chen, and H.-R. Yeng, "A wideband CMOS sigma-delta modulator with incremental data weighted averaging," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 11-17, Jan. 2002.
14. M. Miller and C. S. Petrie, "A multibit sigma-delta ADC for multimode receivers,"IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 475-482, Mar. 2003.
15. D. Barkin, A. Lin, D. Su, and B. Wooley, "A CMOS oversampling bandpass cascaded D/A converter with digital FIR and current-mode semi-digital filtering," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 585-593, Apr. 2004.