Nyquist-Rate Current-Steering Digital-to-Analog Converters With Random Multiple Data-Weighted Averaging Technique and QNRotated Walk Switching Scheme

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 11, 2006, Pages 1264-1268

  Lin, Yu Hong ^b   Kuc, Tai Haur ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

^b VIA Networking Technologies Inc ^*  (Taiwan)

Author keywords

Digital to analog converters (DACs); dynamic element matching (DEM); spurious free dynamic range (SFDR); switching scheme

Indexed keywords

ERROR ANALYSIS; HARMONIC ANALYSIS; NYQUIST DIAGRAMS; SWITCHING THEORY;

DYNAMIC ELEMENT MATCHING; RANDOM MULTIPLE DATA-WEIGHTED AVERAGING TECHNIQUE; SPURIOUS-FREE DYNAMIC RANGE;

DIGITAL TO ANALOG CONVERSION;

EID: 36248968959     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.882355     Document Type: Article

References (14)

1. H. T. Jensen and I. Galton, “A low-complexity dynamic element matching DAC for direct digital synthesis,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 1, pp. 13–27, Jan. 1998
2. P. Stubberud and J. W. Bruce, “An analysis of dynamic element matching Flash digital-to-analog converters,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 2, pp. 205–213, Feb. 1999
3. R. T. Baird and T. S. Fiez, “Linearity enhancement of multibit ΔΣA/D and D/A converters using data weighted averaging,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 12, pp. 753–762, Dec. 1995
4. K. D. Chen and T. H. Kuo, “An improved technique for reducing baseband tones in sigma-delta modulators employing data weighted averaging algorithm without adding dither,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 1, pp. 63–68, Jan. 1999
5. T. H. Kuo, K. D. Chen, and H. R. Yeng, “A wideband CMOS sigma-delta modulator with incremental data weighted averaging,” IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 11–17, Jan. 2002
6. Y. I. Park, S. Karthikeyan, W. M. Koe, Z. Jiang, and T. C. Tan, “A 16-bit, 5 MHz multi-bit sigma-delta ADC using adaptively randomized DWA,” in Proc. IEEE CICC, 2003, pp. 115–118
7. A. A. Hamoui and K. W. Martin, “High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broadband applications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 72–85, Jan. 2004
8. K. pp. Vleugels, S. Rabii, and B. A. Wooley, “A 2.5 V broadband multi-bit ΔΣ modulator with 95 dB dynamic range,” in Proc. IEEE ISSCC, 2001, 50-51,428
9. M. R. Miller and C. S. Petrie, “A multibit sigma-delta ADC for multimode receivers,” IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 475–482, Mar. 2003
10. I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao, and S. L. Chan, “A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8X oversampling ratio,” IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1820–1828, Dec. 2000
11. R. E. Radke, A. Eshraghi, and T. S. Fiez, “A 14-bit current-mode ΔΣ DAC based upon rotated data weighted averaging,” IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1074–1084, Aug. 2000
12. Y. Cong and R. L. Geiger, “Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 7, pp. 585–595, Jul. 2000
13. Y. H. Lin, D. H. Lee, C. C. Yang, and T. H. Kuo, “High-speed DACs with random multiple data-weighted averaging algorithm,” in Proc. IEEE ISCAS, May 2003, pp. 1993–1996
14. 2random walk CMOS DAC,” IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1708–1718, Dec. 1999