Dynamic element matching techniques for delta-sigma ADCS with large internal quantizers

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 1, Issue , 2004, Pages

  Nordick, Brent ^a   Petrie, Craig ^a   Cheng, Yongjie ^a  

^a BRIGHAM YOUNG UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CALIBRATION; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; DIGITAL COMMUNICATION SYSTEMS; ERROR ANALYSIS; MODULATORS; SIGNAL TO NOISE RATIO;

DYNAMIC ELEMENT MATCHING; FEEDBACK PATH CIRCUITRY; POWER DISSIPATION; SIGMA-DELTA MODULATORS;

ANALOG TO DIGITAL CONVERSION;

EID: 4344637098     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data converters: Theory, Design, and Simulation, IEEE Press, NY, 1997.
2. D. R. Welland, et. al., "A Stereo 16 Bit Delta-Sigma A/D Converter For Digital Audio," J. Audio Eng. Soc., vol. 37, pp. 476-485, Jun. 1989.
3. K. Yamamura, A. Nogi, and A. Barlow, "A Low Power 20 Bit Instrumentation Delta-Sigma ADC," Proceedings of the IEEE 1994 Custom Integrated Circuits Conference, pp. 23.7.1-23.7.4, May 1994.
4. Y. Geerts, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 3.3-V, 15-bit, Delta-Sigma ADC With a Signal Bandwidth of 1.1 MHz for ADSL Applications," IEEE Journal of Solid-State Circuits, vol. 34, no. 7, pp. 927-936, Jul. 1999.
5. R. Jiang and T. S. Fiez, "A 1.8V 14b Delta-Sigma A/D Converter with 4Msamples/s Conversion," Digest of Technical Papers, IEEE 2002 International Solid-State Circuits Conference (ISSCC), vol. 1, pp 220-461, Feb. 2002.
6. S. Lindfors and K. A. I. Halonen, "Two-step Quantization in Multibit Delta-Sigma Modulators," IEEE Trans. Circuits Syst. II, vol. 48, no. 2, pp. 171-176, Feb. 2001.
7. th-Order Single-Loop Delta-Sigma ADC with 8-Bit Two-Step Flash Quantization," submitted to Proc. ISCAS 2004, Oct. 2004.
8. A. Fishov, E. Siragusa, J. Welz, E. Fogleman, and I. Galton, "Segmented Mismatch-Shaping D/A Conversion," Proc. 2002 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 4, pp. IV-679-IV-682, May 2002.
9. M. R. Miller and C. S. Petrie, " A Multibit Sigma-Delta ADC for Multimode Receivers," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 475-482, Mar. 2003.
10. C. Petrie and M. Miller, "A Background Calibration Technique for Multibit Delta-Sigma Modulators," Proc. 2000 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2, pp. 29-32, May 2000.
11. R. Adams, K. Nguyen, and K. Sweetland, "A 113-dB SNR Oversampling DAC with Segmented Noise-Shaped Scrambling," IEEE Journal of Solid-State Circuits, pp. 1871-1878, Dec. 1998.