Combinatorial techniques for mixed-size placement

ACM Transactions on Design Automation of Electronic Systems

Volumn 10, Issue 1, 2005, Pages 58-90

  Adya, S N ^a,b   Markov, I L ^a,b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b University of Michigan   (United States)

Author keywords

Floorplanning; Placement; VLSI

Indexed keywords

EID: 29144472522     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1044111.1044116     Document Type: Article

References (41)

1. ADYA, S. N., CHATURVEDI, S., ROY, J. A., PAPA, D., AND MARKOV, I. L. 2004a. Unification of partitioning, floorplanning and placement. In Proceedings of the International Conference on Computer Aided Design (ICCAD) (San Jose, CA). 550-557.
2. ADYA, S. N. AND MARKOV, I. L. 2001. Fixed-outline floorplanning through better local search. In Proceedings of the International Conference on Computer Design (Austin, TX). 328-334.
3. ADYA, S. N. AND MARKOV, I. L. 2002. Consistent placement of macro-blocks using floorplanning and standard-cell placement. In Proceedings of the International Symposium on Physical Design (San Diego, CA). 12-17.
4. ADYA, S. N. AND MARKOV, I. L. 2003. Fixed-outline floorplanning: Enabling hierarchical design. IEEE Trans. VLSI Syst. 11, 6 (Dec.), 1120-1135.
5. ADYA, S. N., MARKOV, I. L., AND VILLARRUBIA, P. G. 2003a. On whitespace and stability in mixed-size placement and physical synthesis. In Proceedings of the International Conference on Computer Aided Design (San Jose, CA). 311-318.
6. ADYA, S. N., YILDIZ, M., MARKOV, I. L., VILLARRUBIA, P. G., PARAKH, P. N., AND MADDEN, P. H. 2003b. Benchmarking for large-scale placement and beyond. In Proceedings of the International Symposium on Physical Design (Monterey, CA). 95-103.
7. ADYA, S. N., YILDIZ, M., MARKOV, I. L., VILLARRUBIA, P. G., PARAKH, P. N., AND MADDEN, P. H. 2004b. Benchmarking for large-scale placement and beyond. IEEE Trans. Comput. Aided. Des 23, 4 (April), 472-487.
8. ALPERT, C. J. 1998. The ISPD98 circuit benchmark suite. In Proceedings of the International Symposium on Physical Design (Monterey, CA). 80-85. Available online at http://vlsicad.cs.ucla.edu/~cheese/ispd98.html.
9. ALPERT, C. J., HUANG, J., AND KAHNG, A. B. 1997. Multilevel circuit partitioning. In Proceedings of the Design Automation Conference (Anaheim, CA). 530-533.
10. ALPERT, C. J., NAM, G. J., AND VILLARRUBIA, P. G. 2002. Free space management for cut-based placement. In Proceedings of the International Conference on Computer Aided Design (San Jose, CA). 746-751.
11. CADENCE. 2000. Openbook documentation for QPlace version 5.1.67. Cadence, San Jose, CA.
12. CALDWELL, A. E., KAHNG, A. B., AND MARKOV, I. L. VLSI CAD Bookshelf. Available online at http://vlsicad.eecs.umich.edu/BK.
13. CALDWELL, A. E., KAHNG, A. B., AND MARKOV, I. L. 2000a. Can recursive bisection alone produce routable placements? In Proceedings of the Design Automation Conference (Los Angeles, CA). 477-482.
14. CALDWELL, A. E., KAHNG, A. B., AND MARKOV, I. L. 2000b. Optimal partitioners and end-case placers for standard-cell layout. IEEE Trans. Comput.-Aided Des. 19, 11, 1304-1314.
15. CALDWELL, A. E., KAHNG, A. B., AND MARKOV, I. L. 2003. Hierarchical whitespace allocation in top-down placement. IEEE Trans. Comput.-Aided Des. 22, 11 (Nov.), 716-724.
16. CHANG, C., CONG, J., AND YUAN, X. 2003. Multi-level placement for large-scale mixed-size ic designs. In Proceedings of the ASPDAC (KitaKyushu, Japan). 325-330.
17. CHOI, W. AND BAZARGAN, K. 2003. Hierarchical global floorplacement using simulated annealing and network flow area migration. In Proceedings of the DATE (Munich, Germany). 1104-1105.
18. DALLY, W. J. AND CHANG, A. 2000. The role of custom design in ASIC chips. In Proceedings of the Design Automation Conference (Los Angeles, CA). 643-647.
19. DOLL, K., JOHANNES, F. M., AND ANTREICH, K. J. 1994. Iterative placement improvement by network flow methods. IEEE Trans. Comput.-Aided Des. 13, 10 (Oct.), 1189-1200.
20. DUTT, S. 2000. Effective partition-driven placement with simultaneous level processing and a global net view. In Proceedings of the International Conference on Computer Aided Design (San Jose, CA). 254-259.
21. EISENMANN, H. AND JOHANNES, F. M. 1998. Generic global placement and floorplanning. In Proceedings of the Design Automation Conference (San Francisco, CA). 269-274.
22. FUJUYOSHI, K. AND MURATA, H. 1999. Arbitrary convex and concave rectilinear block packing using sequence pair. In Proceedings of the International Symposium on Physical Design (Monterey, CA). 103-110.
23. HONG, X., HUANG, G., CAI, Y., GU, J., DONG, S., CHENG, C.-K., AND Gu, J. 2000. Corner Block List: An effective and efficient topological representation of non-slicing floorplan. In Proceedings of the International Conference on Computer Aided Design (San Jose, CA). 8-13.
24. KAHNG, A. B. 2000. Classical floorplanning harmful? In Proceedings of the International Symposium on Physical Design (San Diego, CA). 207-213.
25. KAHNG, A. B., MANTIK, S., AND MARKOV, I. L. 2002. Min-max placement for large-scale timing optimization. In Proceedings of the International Symposium on Physical Design (San Diego, CA). 143-148.
26. KARYPIS, G., AGARWAL, R., KUMAR, V., AND SHEKHAR, S. 1997. Multilevel hypergraph partitioning: Applications in vlsi design. In Proceedings of the Design Automation Conference (Anaheim, CA). 526-529.
27. KHATKHATE, A., AGNIHOTRI, A. R., YILDIZ, M. C., AND MADDEN, P. H. 2004. Recursive bisection based mixed block placement. In Proceedings of the International Symposium on Physical Design (Phoenix, AZ). 84-89.
28. LIN, J. AND CHANG, Y. 2001. TCG: A transitive closure graph based representation for non-slicing floorplans. In Proceedings of the Design Automation Conference (Las Vegas, NV). 764-769.
29. Mo, F., TABBARA, A., AND BRAYTON, R. K. 2000. A force-directed macro-cell placer. In Proceedings of the International Conference on Computer Aided Design (San Jose, CA). 404-407.
30. MURATA, H., FUJIYOSHI, K., NAKATAKE, S., AND KAJITANI, Y. 1996. VLSI module placement based on rectangle-packing by the sequence pair. IEEE Trans. Comput.-Aided Des. 15, 12, 1518-1524.
31. MURATA, H. AND KUH, E. S. 1998. Sequence-pair based placement methods for hard/soft/preplaced modules. In Proceedings of the International Symposium on Physical Design (Monterey, CA). 167-172.
32. NAG, S. AND CHAUDHARY, K. 1999. Post-placement residual-overlap removal with minimal movement. In Proceedings of the DATE (Munich, Germany). 581-586.
33. PANG, Y., CHENG, C., AND YOSHIMURA, T. 2000. An enhanced perturbing algorithm for floorplan design using the o-tree representation. In Proceedings of the International Symposium on Physical Design (San Diego, CA). 168-173.
34. SARRAFZADEH, M., WANG, M., AND YANG, X. 2002. Modern Placement Techniques. Kluwer, Dordrecht, The Netherlands.
35. SHERWANI, N. 1999. Algorithms for VLSI Physical Design Automation. Kluwer, Dordrecht, The Netherlands.
36. TANG, X., TIAN, R., AND WONG, D. F. 2000. Fast evaluation of sequence pair in block placement by longest common subsequence computation. In Proceedings of the DATE (Paris, France). 106-111.
37. TANG, X. AND WONG, D. F. 2001. FAST-SP: A fast algorithm for block placement based on sequence pair. In Proceedings of the ASPDAC (Yokohama, Japan). 521-526.
38. VARADRAJAN, R. AND DELENDONCK, G. 2002. Personal communication.
39. VIJAYAN, G. 1991. Overlap elimination in floorplans. In Proceedings of the VLSI Design Conference. 157-162.
40. WANG, X. Y. AND SARRAFZADEH, M. 2000. Dragon2000: Standard-cell placement tool for large industry circuits. In Proceedings of the International Conference on Computer Aided Design (San Jose, CA). 260-263.
41. YILDIZ, M. C. AND MADDEN, P. H. 2001. Improved cut sequences for partitioning based placement. In Proceedings of the Design Automation Conference (Las Vegas, NV). 776-779.