MP-trees: A packing-based macro placement algorithm for mixed-size designs

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 447-452

  Chen, Tung Chieh ^a   Yuh, Ping Hung ^a   Chang, Yao Wen ^a   Huang, Fwu Juh ^b   Liu, Denny ^b  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b MEDIATEK INC   (Taiwan)

Author keywords

Macro placement; Multi packing tree

Indexed keywords

BINARY TREES; CHIP SCALE PACKAGES; CONSTRAINT THEORY; MACROS; PRODUCT DESIGN; ROBUSTNESS (CONTROL SYSTEMS); ROUTING ALGORITHMS;

CHIP CENTER; MACRO PLACEMENT; MULTI-PACKING TREES; ROUTING OVERFLOWS;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 34547243174     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375207     Document Type: Conference Paper

References (15)

1. ISPD 2006 Placement Contest, http://www.sigda.org/ispd2006/ contest.html.
2. S. N. Adya and I. L. Markov. Combinatorial techniques for mixed-size placement. ACM Transactions on Design Automation of Electronics Systems, 10(5), Jan. 2005.
3. A. R. Agnihotri, S. Ono, C. Li, M. C. Yildiz, A. Khatkhate, C.-K. Koh, and P. H. Madden. Mixed block placement via fractional cut recursive bisection. IEEE Trans. Computer-Aided Design, 24(6):748-761, May 2005.
4. T. Chan, J. Cong, J. Shinnerl, K. Sze, and M. Xie. mPL6: Enhanced multilevel mixed-size placement. In Proc. of ACM ISPD, pages 212-214, San Jose, CA, Apr. 2006.
5. C.-C. Chang, J. Cong, and X. Yuan. Multi-level placement for large-scale mixed-size ic designs. In Proc. of IEEE/ACM ASP-DAC, pages 325-330, Kitakyushu, Japan, 2003.
6. Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S.-W. Wu. B*-trees: A new representation for non-slicing floorplans. In Proc. of ACM/IEEE DAC, pages 468-463, Los Angeles, CA, June 2000.
7. T.-C. Chen, T.-C. Hsu, Z-W. Jiang, and Y.-W. Chang. NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs. In Proc. of ACM ISPD, pages 236-238, San Francisco, CA, Apr. 2005.
8. T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, and Y.-W. Chang. A high-quality mixed-size analytical placer considering preplaced blocks and density constraints. In Proc. of IEEE/ACM ICCAD, San Jose, CA, Nov. 2006.
9. A. B. Kahng and Q. Wang. A faster implementation of APlace. In Proc. of ACM ISPD, pages 218-220, San Jose, CA, Apr. 2006.
10. J. Roy, D. Papa, A. Ng, and I. Markov. Satisfying whitespace requirements in top-down placement. In Proc. of ACM ISPD, pages 206-208, San Jose, CA, Apr. 2006.
11. P. Spindler and F. M. Johannes. Fast and robust quadratic placement combined with an exact linear net model. In Proc. of IEEE/ACM ICCAD, San Jose, CA, Nov. 2006.
12. T. Taghavi, X. Yang, B.-K. Choi, M. Wang, and M. Sarrafzadeh. Dragon2006: Blockage-aware congestion-controlling mixed-size placer. In Proc. of ACM ISPD, pages 200-211, San Jose, CA, Apr. 2006.
13. N. Viswanathan and C. C.-N. Chu. Fastplace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model. In Proc. of ACM ISPD, pages 26-33, Apr. 2004.
14. E. Wein and J. Benkoski. Hard macros will revolutionize SoC design. EETimes Online, Aug. 2004. http://www.eetimes.com/showArticle.jhtml? articleID=26807055.
15. G.-M. Wu, Y.-C. Chang, and Y.-W. Chang. Rectilinear block placement using B*-trees. ACM Transactions on Design Automation of Electronics Systems, 8(2):188-202, 2003.