Fast and robust quadratic placement combined with an exact linear net model

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 179-186

  Spindler, Peter ^a   Johannes, Frank M ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ADDITION REACTIONS; COMPUTATIONAL EFFICIENCY; CUSTOMER SATISFACTION; DESIGN; EIGENVALUES AND EIGENFUNCTIONS; FUNCTION EVALUATION; HEURISTIC PROGRAMMING; ITERATIVE METHODS; MARINE BIOLOGY; MOBILE TELECOMMUNICATION SYSTEMS; PLACERS; PROBLEM SOLVING; QUADRATIC PROGRAMMING; QUALITY ASSURANCE; QUALITY FUNCTION DEPLOYMENT; TOTAL QUALITY MANAGEMENT;

COMPUTER-AIDED DESIGN; CPU TIME; ENGINEERING CHANGE ORDER (ECO); FORCE-DIRECTED; GENERAL (CO); HALF-PERIMETER WIRELENGTH (HPWL); HIGH QUALITY (HQ); INTERNATIONAL CONFERENCES; MEMORY USAGE; NET MODELS; PLACEMENT ALGORITHMS; QUADRATIC COST FUNCTIONS; QUADRATIC PLACEMENT; SYSTEMATIC (CO); WIRE LENGTHS;

BENCHMARKING;

EID: 34547281987     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320083     Document Type: Conference Paper

References (34)

1. International symposium on physical design http: //www. j.spd.cc.
2. International technoiogy roadmap for semiconductors. http://public.itrs. net.
3. Ucla/umich physical design tools. http://vlsicad. eecs,umich.edu/BK/ PDtools.
4. S. N. Adya, S. Chaturvedi, J. a Roy, D. A. Papa, and I. L. Markov. Unification of partitioning, placement and floorplanning. In IEEE/ACM international Conference on Computer-Aided Design (ICCAD), pages 550-557, 2004.
5. A. R. Agnihorti, S. Ono, C. Li, M. C. Yiidiz, A. Khathate, C.-K Koh, and P. H. Madden. Mixed block placement via fractional cut recursive bisection. IEEE Transactions on Computer-Aided Design of Circuits and Systems, 24(5):748-761, May 2005.
6. U. Brenner and M. Struzyna. Faster and better global placement by a new transportation algorithm. In ACM/IEEE Design Automation Conference (DAC), pages 591-596, June 2005
7. T. Chan, J. Cong, and K. Sze. Multilevel generalized force-directed method for circuit placement. In ACM/SIGDA international Symposium on Physical Design (ISFD), pages 185-192, 2005
8. T. F. Chan, J. Cong, M. Rornesis, J. R. Shinneri, K. Sze, and M. Xie. mPL6: A robust multilevel mixed-size placement engine. In ACM/SIGDA International Symposium on Physical Design (ISPD), pages 227-229, 2005.
9. T.-C. Chen, T.-C. Hsu, Z.-W. Jiang, and Y.-W. Chang. NTUplace: A ratio partitioning based placement algorithm for large-scale mixed-size designs. In ACM/SIGDA International Symposium on Physical Design (ISPD), pages 236-238. 2005.
10. C. Chu FLUTE Fast lookup table based wirelength estimation technique. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 696-701, 2004.
11. W. Donath. Complexity theory and design automation. In ACM/IEEE Design Automation Conference (DAC), volume 19, pages 412-419, 1980.
12. H. Eisenmann and F. M. Johannes. Generic global placement and fioorplanning. In ACM/IEEE Design Automation Conference (DAC), pages 269-274. June 1998.
13. K. M. Hall. An r-dimensional quadratic placemen algorithm. Management Science, 17(3):219-229, Nov. 1970.
14. M. Hanan. On Steiner's Problem with Rectiliner Distance. SIAM Journal of Applied Mathemetics, 14(2), 255-265, 1966.
15. B. Hu and M. Marek-Sadowska. FAR: Fixed-points addition & relazation based placement. In ACM/SIGDA International Symposium on Physical Design (ISPD), pages 161-166, 2002.
16. B. Hu and M. Marek-Sadowska, Multilevel fixed-point-addition-based vlsi placement. IEEE Transactions on Computer-Aided Design of Circuits and Systems, 24(8):1188-1203, Aug, 2005.
17. A. B. Kahng, S. Reda, and Q. Wang. Architecture and details of a high quality, large-scale analytical placer, In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 890-897, 2005.
18. A. B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. IEEE Transactions on Computer of Circuits and Systems, 24(05):734-747, May 2005.
19. J. M. Kleinhans, G. Sigl, F.M. Johannes, and K. J. Antreich, GORDIAN: VLSI placement by quadratic programming and slicing optimization. IEEE Transations on Computer-Aided Design of Circuits and Systems, CAD-10(3):356-365, Mar, 1991.
20. M. Kowarschik and C. Weiß. DiMEPACK - A Cache-Optimized Multigrid Library. In H. Arabnia, editor, Proc. of the Int. Conf. on Parallel and Distirbuted Processing Techniques and Application (PDPTA 2001), pages 425-430, CSREA Press, June 2001.
21. M. C. V. Lier and R. H. J. M. Otten, Planarization by transformation. IEEE Transation on Circuits and Systems CAS, 20(2):169-171, Mar, 1973.
22. K.G. Murty and F.-T. Yu. Linerar complementary, linear and nonlinear programming http://ioe.engin.umich.edu/people/fac/books/murty/ linear_complementarity%y_webbook/.
23. G.-J. Nam, C. J. Alpert, P. Villarubia, B. Winter, and M. Yiidiz. The ISPD2005 placement contest and benchmark suite. In ACM/SIGDS International Symposum on Plysical Design (ISPD), pages 216-219,May 2005.
24. G.-J. Nam, S. Reda, C. J. Alpert, P. G. Villarrubia, and A. B. kahng, A fast hierarchical quadratic placement algorithm. IEEE Transactions on Computer-Aided Desigh of Circuits and Systems, 25(4):678-691, Apr, 2006.
25. W. Naylor, R. Donelly, and L. Sha. Non-liear optimization system and method for wire length and delay optimization for and automatic eletric circuit placer. U.S. Patent 6301693, Oct. 2001.
26. B. Obermeier and F. M. Hohannes, Quadratic placement using and inproved timing model. In ACM/IEEE Desigh Automation Conferance (DAC), pages 705-710, San Diego, June 2004.
27. B. Obermeier and F. M. Johannes, Temperature-aware global placement. In Asia and South Pacific Design Automation Conference, volume 1, pages 143-148, Yokohama, Japan, Jan. 2004.
28. J. A. Roy, D. A. Papa, S. N. Adya, H. H. Chan, A. N. Ng, J. F. Lu, and J. L. Markov. Capo. Robust and scalable open-source min-cut floorplacer. In ACM/SIGDA International Symposium on Physical Design (ISPD), pages 224-226, 2005.
29. G. Sigl, K. Doll, and F. M. Johannes. Analytical placement: A linear or a quadratic objective function? in ACM/IEEE Design Automation Conference (DAC), pages 427-432, San Francisco, 1991.
30. W.-J Sun and C. Sechen. Efficient and effective placement for very large circuits. In IEEE/ACM international Conference on Computer-Aided Design (ICCAD), pages 170-177, 1993.
31. T. Taghavi, X. Yang, and 3.-K. Choi. Dragon2005: Large-scaie mixed-size placement tool. In ACM/SIGDA International Symposium on Physical Design (ISPD), pages 245-247, 2005.
32. N Viswanathan and C. C.-N. Chu. Fasipiace: Efficient analytical placement using cell shifting. iterative locai refinement and a hybrid net model. IEEE Transactions on Computer-Aided Design of Circuits and Systems, 24(5):722-733, May 2005.
33. J. Vygen. Algorithms for large-scale flat placement. In ACM/IEEE Design Automation Conference (DAC), pages 746-751. 1997.
34. X. Yang, B.-K. Choi, and M. Sarrafzadeh. A standard-cell placement tool for designs with high row utilization. In IEEE International Conference or, Computer Design (ICCD), pages 45-47, Sept. 2002.