Dragon2006: Blockage-aware congestion-controlling mixed-size placer

Proceedings of the International Symposium on Physical Design

Volumn 2006, Issue , 2006, Pages 209-211

  Taghavi, Taraneh ^a   Yang, Xiaojian ^b   Choi, Bo Kyung ^c   Wang, Maogang ^d   Sarrafzadeh, Majid ^a  

^a University of California   (United States)

^b Synplicity Inc   (United States)

^c MAGMA DESIGN AUTOMATION   (United States)

^d Blaze DfM   (United States)

Author keywords

Physical Design; Placement

Indexed keywords

LARGE SCALE PLACEMENT PROBLEMS; PHYSICAL DESIGN; PLACEMENT;

COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUITS; OPTIMIZATION; PROBLEM SOLVING;

CONGESTION CONTROL (COMMUNICATION);

EID: 33745946454     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. T. Taghavi, X. Yang, BK. Choi, M. Wang, and M. Sarrafzadeh. Dragon2005: Large-Scale Mixed-Size Placement Tool In Proc. of International Symposium on Physical Desinn(ISPD),pp. 245-247, 2005.
2. M. Wang, X. Yang, and M. Sarrafzadeh. Dragon2000: Fast standard-cell placement for large circuits. In International Conference on Computer-Aided Design, pages 260-263. 2000.
3. X. Yang, B. K Choi, and M. Sarrafzadeh. A Standard-Cell Placement Tool for Designs with High Row Utilization. In International Conference on Computer Design, September 2002.
4. X, Yang, R. Kastner, and M. Sarrafzadeh. Congestion Estimation during Top-Down Placement. In Proc. of International Symposium on Physical Design(ISPD),pp. 164-169, 2001.
5. X. Yang, B. K Choi, and M. Sarrafzadeh. Routability-Driven White Space Allocation for Fixed-Die Standard-Cell Placement. In International Symposium on Physical Design, pages 42-47, ACM,April 2002.
6. C.-K. Cheng, A.B. Kahng, B. Liu, and D. Stroobandt. Toward better wireload models in the presence of obstacles. In Proc. of Asia and South Pacific Design Automation Conf., pages 527-532, Feb 2001.
7. G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar. Multilevel hypergraph partitioning: Application in vlsi domain. In Design Automation Conference, pages 526-529. IEEE/ACM, 1997.
8. D. Stroobandt and J. V. Campenhout. Accurate Interconnection Length Estimation for Predictions Early in the Design Cycle. VLSI Design. Special Issue on Physical Design in Deep Submicron, 1999.
9. M. Sarrafzadeh, M. Wang, and X. Yang. Modern Placement Techniques. Kluwer Academic Publishers, 2002.