TCG-S: Orthogonal coupling of P*-admissible representations for general floorplans

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 6, 2004, Pages 968-980

  Lin, Jai Ming ^a   Chang, Yao Wen ^b  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Floorplanning; Layout; Physical_design; Transitive_closure_graph

Indexed keywords

BENCHMARKING; COMPUTER AIDED DESIGN; CONSTRAINT THEORY; FLOORS; GRAPH THEORY; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; MATRIX ALGEBRA; OPTIMIZATION; POLYNOMIALS;

FLOORPLANNING; LAYOUT; PHYSICAL_DESIGN; TRANSITIVE_CLOSURE_GRAPH;

VLSI CIRCUITS;

EID: 2942546060     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2004.828114     Document Type: Article

References (19)

1. Y. C. Chang, Y. W. Chang, G. M. Wu, and S. W. Wu, "B*-trees: A new representation for nonslicing floorplans," in Proc. Design Automation Conf., 2000, pp. 458-463.
2. T. Cormen, C. Leiserson, R. Rivest, and C. Stein, Introduction to Algorithms, 2nd ed. New York: MIT Press/McGraw-Hill, 2001.
3. P.-N. Guo, C.-K. Cheng, and T. Yoshimura, "An O-tree representation of nonslicing floorplan and its applications," in Proc. Design Automation Conf., 1999, pp. 268-273.
4. X. Hong, G. Huang, T. Cai, J. Gu, S. Dong, C.-K. Cheng, and J. Gu, "Corner block list: An effective and efficient topological representation of nonslicing floorplan," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 8-12.
5. Y. Hu, J. Lai, and T.-C. Wang, "A complete set of operations for perturbing transitive closure graphs,", 2003, submitted for publication.
6. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671-680, May 1983
7. J.-B. Lai, M.-S. Lin, T.-C. Wang, and L.-C. Wang, "Module placement with boundary constraints using the sequence-pair," in Proc. Asia South Pacific-Design Automation Conf, 2001, pp. 515-520.
8. E. Lawler, Combinatorial Optimization: Networks and Matroids. New York: Holt, Rinehart, and Winston, 1976.
9. J.-M. Lin and Y.-W. Chang, "TCG: A transitive closure graph-based representation for nonslicing floorplans," in Proc. Design Automation Conf., 2001, pp. 764-769.
10. _, "TCG-S: Orthogonal coupling of P*-admissible representations for general floorplans," in Proc. Design Automation Conf., 2002, pp. 842-847.
11. _, "TCG: A transitive closure graph-based representation for general floorplans," IEEE Trans. VLSI Syst., 2003.
12. Y. Ma, S. Dong, X. Hong, Y. Cai, C. K. Cheng, and J. Gu, "VLSI floorplanning with boundary constraints based on corner block list," in Proc. Asia South Pacific-Design Automation Conf., 2001, pp. 509-514.
13. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "Rectangle-packing based module placement," in Proc. Int. Conf. Computer-Aided Design, 1995, pp. 472-479.
14. H. Murata, K. Fujiyoshi, and M. Kaneko, "VLSI/PCB placement with obstacles based on sequence pair," in Proc. Int. Symp. Phys. Design, 1997, pp. 26-31.
15. S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, "Module placement on BSG-structure and IC layout applications," in Proc. Int. Conf. Computer-Aided Design, 1996, pp. 484-491.
16. R. H. J. M. Otten, "Automatic floorplan design," in Proc. Design Automation Conf., 1982, pp. 261-267.
17. Y. Pang, C. K. Cheng, and T. Yoshimura, "An enhanced perturbing algorithm for floorplan design using the O-tree representation," in Proc. Int. Symp. Phys. Design, 2000, pp. 168-173.
18. X. Tang and D. F. Wong, "FAST-SP: A fast algorithm for block placement based on sequence pair," in Proc. Asia South Pacific-Design Automation Conf., 2001, pp. 521-526.
19. D. F. Wong and C. L. Liu, "A new algorithm for floorplan design," in Proc. Design Automation Conf., 1986, pp. 101-107.