An evaluation of server consolidation workloads for multi-core designs

Proceedings of the 2007 IEEE International Symposium on Workload Characterization, IISWC

Volumn , Issue , 2007, Pages 47-56

  Jerger, Natalie Enright ^a   Vantrease, Dana ^b   Lipasti, Mikko ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b University of Wisconsin Madison

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTI PROCESSOR (CMP); CORE DESIGNS; DESIGN POINTS; DISCRETE SYSTEMS; INTERNATIONAL SYMPOSIUM; SERVER CONSOLIDATION; SYSTEM ADMINISTRATION; WORKLOAD CHARACTERIZATION;

ENERGY CONSERVATION; LEAD; TECHNICAL PRESENTATIONS;

MICROPROCESSOR CHIPS;

EID: 47349085587     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2007.4362180     Document Type: Conference Paper

References (38)

1. A. R. Alameldeen and D. A. Wood, "Variability in architectural simulations of multi-threaded workloads," in Proceedings of the 9th Annual International Symposium on High Performance Computer Architecture, 2003.
2. L. A. Barroso, K. Gharachorloo, and E. Bugnion, "Memory system characterization of commercial workloads," in ISCA '98: Proceedings of the 25th annual international symposium on Computer architecture, 1998, pp. 3-14.
3. L. A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese, "Piranha: a scalable architecture based on single-chip multiprocessing," in ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture, 2000, pp. 282-293.
4. B. M. Beckmann, M. R. Marty, and D. A.Wood, "ASR: Adaptive selective replication for CMP caches," in MICRO '06: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, 2006, pp. 443-454.
5. B. M. Beckmann and D. A. Wood, "Managing wire delay in large chip-multiprocessor caches," in Proceedings of the 37th International Symposium on Microarchitecture, 2004.
6. T. Bezenek, T. Cain, R. Dickson, T. Heil, M. Martin, C. McCurdy, R. Rajwar, E. Weglarz, C. Zilles, and M. Lipasti, "Characterizing a Java implementation of TPC-W," Workshop presentation at CAECW'00 held in conjunction with HPCA, 2000.
7. M. V. Biesbrouck, B. Calder, and L. Eeckhout, "Considering all starting points for simultaneous multithreading simulation," in IEEE International Symposium on Performance Analysis of Systems and Software, 2006.
8. G. E. Blelloch and P. B. Gibbons, "Effectively sharing a cache among threads," in SPAA '04: Proceedings of the sixteenth annual ACM symposium on Parallelism in algorithms and architectures, 2004, pp. 235-244.
9. H. Cain, K. Lepak, B. Schwarz, and M. H. Lipasti, "Precise and accurate processor simulation," in Workshop On Computer Architecture Evaluation using Commercial Workloads, February 2002.
10. J. Chang and G. S. Sohi, "Cooperative caching for chip multiprocessors," in ISCA '06: Proceedings of the 33rd annual international symposium on Computer Architecture, 2006, pp. 264-276.
11. Z. Chishti, M. D. Powell, and T. N. Vijaykumar, "Optimizing replication, communication and capacity allocation in CMPs," in Proceedings of the 32nd International Symposium on Computer Architecture, June 2005.
12. M. Dubois, J. Jeong, and A. Nanda, "Shared cache architectures for decision support systems," Perform. Eval., vol. 49, no. 1-4, pp. 283-298, 2002.
13. R. Figueiredo, P. A. Dinda, and J. Fortes, "Guest editors' introduction: Resource virtualization renaissance," Computer, vol. 38, no. 5, pp. 28-31, 2005.
14. H. J. Foxwell, M. Lageman, J. P. van Hoogeveen, I. Rozenfeld, S. Setty, and J. Victor, "The Sun blueprints guide to Solaris containers: Virtualization in the Solaris operating system," Miscellaneous Sun Microsystems Technical Report, Sun Microsystem, Tech. Rep., October 2006.
15. F. Guo, H. Kannan, L. Zhao, R. Illikkal, R. Iyer, D. Newell, Y. Solihin, and C. Kozyrakis, "From chaos to QoS: case studies in CMP resource management," SIGARCH Comput. Archit. News, vol. 35, no. 1, pp. 21-30, March 2007.
16. L. Hsu, R. Iyer, S. Makineni, S. Reinhardt, and D. Newell, "Exploring the cache design space for large scale CMPs," SIGARCH Comput. Archit. News, vol. 33, no. 4, pp. 24-33, 2005.
17. J. Huh, J. Chang, D. Burger, and G. S. Sohi, "Coherence decoupling: Making use of incoherence," in Proceedings of ASPLOS 2004, 2004.
18. Intel, "From a few cores to many: A Tera-scale computing research overview," 2006. [Online]. Available: http://download.intel.com/research/ platform/terascale/ terascale_overview_paper.pdf
19. R. Iyer, L. Zhao, F. Guo, R. Illikkal, S. Makineni, D. Newell, Y. Solihin, L. Hsu, and S. Reinhardt, "QoS policies and architecture for cache/memory in CMP platforms," in Proceedings of the 2007 ACM SIGMETRICS international Conference on Measurement and Modeling of Computer Systems, 2007.
20. R. Iyer, "CQoS: a framework for enabling qos in shared caches of CMP platforms," in ICS '04: Proceedings of the 18th annual international conference on Supercomputing, 2004, pp. 257-266.
21. J. Jann, L. M. Browning, and R. S. Burugula, "Dynamic reconfiguration: Basic building blocks for autonomic computing on IBM pSeries servers," IBM Syst. J., vol. 42, no. 1, pp. 29-37, 2003.
22. S. Kim, D. Chandra, and Y. Solihin, "Fair cache sharing and partitioning in a chip multiprocessor architecture," in PACT '04: Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, 2004, pp. 111-122.
23. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-way multithreaded Sparc processor," IEEE Micro, vol. 25, no. 2, pp. 21-29, 2005.
24. J. Laudon and D. Lenoski, "The SGI Origin: a ccNUMA highly scalable server," in Proceedings of the 24th International Symposium on Computer Architecture, 1997, pp. 241-251.
25. K. M. Lepak, H. W. Cain, and M. H. Lipasti, "Redeeming ipc as a performance metric for multithreaded programs," in Proceeding of 12th International Conference on Parallel Architectures and Compilation Techniques, 2003, pp. 232-243.
26. C. Liu, A. Sivasubramaniam, and M. Kandemir, "Organizing the last line of defense before hitting the memory wall for CMPs," in HPCA '04: Proceedings of the 10th International Symposium on High Performance Computer Architecture, 2004, p. 176.
27. J. L. Lo, L. A. Barroso, S. J. Eggers, K. Gharachorloo, H. M. Levy, and S. S. Parekh, "An analysis of database workload performance on simultaneous multithreaded processors," in ISCA '98: Proceedings of the 25th annual international symposium on Computer architecture, 1998, pp. 39-50.
28. M. Marty and M. Hill, "Virtual hierarchies to support server consolidation," in Proceedings of the 34th International Symposium on Computer Architecture, 2007.
29. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith, "Fair queuing memory systems," in MICRO '06: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, 2006, pp. 208-222.
30. K. J. Nesbit, J. Laudon, and J. E. Smith, "Providing QoS with virtual private machines," in Proceedings of the 1st Workshop on Chip Multiprocessor Memory Systems and Interconnects, Feb 2007.
31. P. Ranganathan, K. Gharachorloo, S. V. Adve, and L. A. Barroso, "Performance of database workloads on shared-memory systems with out-of-order processors," in Architectural Support for Programming Languages and Operating Systems, 1998, pp. 307-318. [Online]. Available: citeseer.ist.psu.edu/ranganathan98performance.html
32. J. E. Smith and R. Nair, "The architecture of virtual machines," Computer, vol. 38, no. 5, pp. 32-38, 2005.
33. G. E. Suh, L. Rudolph, and S. Devadas, "Dynamic partitioning of shared cache memory," J. Supercomput., vol. 28, no. 1, pp. 7-26, 2004.
34. Systems Performance Evaluation Cooperative, "SPEC benchmarks," http://www.spec.org.
35. Transaction Processing Performance Council, "TPC benchmarks," http://www.tpc.org.
36. D. M. Tullsen and J. A. Brown, "Handling long-latency loads in a simultaneous multithreading processor," in MICRO 34: Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, 2001, pp. 318-327.
37. D. M. Tullsen, S. J. Eggers, and H. M. Levy, "Simultaneous multithreading: maximizing on-chip parallelism," in ISCA '98: 25 years of the international symposia on Computer architecture (selected papers), 1998, pp. 533-544.
38. M. Zhang and K. Asanovic, "Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors," in Proceedings of the 32nd International Symposium on Computer Architecture, 2005, pp. 336-345.