Dispatching heuristic for wafer fabrication

Winter Simulation Conference Proceedings

Volumn 2, Issue , 2001, Pages 1215-1219

  Lee, Loo Hay ^a   Tang, Loon Ching ^a   Chan, Soon Chee ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

HEURISTIC METHODS; OPERATIONS RESEARCH; PRODUCTION CONTROL; SCHEDULING; SEMICONDUCTOR DEVICE MANUFACTURE; SILICON WAFERS;

DISPATCHING HEURISTIC; WAFER OPERATIONS ANALYSIS;

COMPUTER SIMULATION;

EID: 0035705542     PISSN: 02750708     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. Comparison of scheduling rules in a flow shop with multiple processors: A simulation
2. A comparative study of dispatching rules in dynamic flowshops and jobshops
3. Closed-loop job release control for VLSI circuit manufacturing
4. The use of bottleneck starvation avoidance with queue predictions in shop floor control
5. Dynamic batching heuristic for simultaneous processing
6. A scheduling rule for job release in semiconductor fabrication
7. The use of bottleneck starvation avoidance with queue predictions in shop floor control
8. Constructing procedures of an effective production activity control technique for a wafer fabrication environment
9. Deterministic job-shop scheduling: Past, present and future
10. Practical issues in scheduling and dispatching in semiconductor wafer fabrication
11. A robust production control policy for VLSI wafer fabrication
12. Bottleneck starvation indicators for shop floor control
13. A new approach to finite scheduling
14. A broader view of the job-shop scheduling problem
15. Scheduling networks of queues: Heavy traffic analysis of a two-station network with controllable inputs
16. Scheduling semiconductor wafer fabrication
17. Brownian networks with discretionary routing
18. Scheduling networks of queues: Heavy traffic analysis of a multistation network with controllable inputs