Stanford Hydra CMP

IEEE Micro

Volumn 20, Issue 2, 2000, Pages 71-84

  Hammond, Lance ^a   Hubbert, Benedict A ^a,b   Siu, Michael ^a,c,d   Prabhu, Manohar K ^a,e,f   Chen, Michael ^a   Olukotun, Kunle ^a,b,e,g,h  

^a STANFORD UNIVERSITY   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

^c ADVANCED MICRO DEVICES   (United States)

^d UNIVERSITY OF FLORIDA   (United States)

^e Stanford University   (United States)

^f HARVARD UNIVERSITY   (United States)

^g CALVIN COLLEGE   (United States)

^h IEEE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSORS (CMP); INSTRUCTION LEVEL PARALLELISM (ILP); THREE-LEVEL SPECULATION;

CMOS INTEGRATED CIRCUITS; COMPUTER SYSTEMS PROGRAMMING; DATA COMMUNICATION SYSTEMS; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS; RESPONSE TIME (COMPUTER SYSTEMS);

COMPUTER ARCHITECTURE;

EID: 0033880036     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/40.848474     Document Type: Article

References (13)

1. K. Olukotun et al., "The Case for a Single Chip Multiprocessor," Proc. Seventh Int'l Conf. for Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII), ACM Press, New York, Oct. 1996, pp. 2-11.
2. D. Matzke, "Will Physical Scalability Sabotage Performance Gains?," Computer, Sep. 1997, pp. 37-39.
3. M.W. Hall et al., "Maximizing Multiprocessor Performance With the SUIF Compiler," Computer, Dec. 1996, pp. 84-88.
4. G. Sohi, S. Breach, and T. Vijaykumar, "Multiscalar Processors," Proc. 22nd Annual Int'l Symp. Computer Architecture, ACM Press, Jun. 1995, pp. 414-425.
5. L. Hammond, M. Willey, and K. Olukotun, "Data Speculation Support for a Chip Multiprocessor," Proc. Eighth Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASP-LOS-VIII), ACM Press, Oct. 1998, pp. 58-69.
6. K. Olukotun, L. Hammond, and M. Willey, "Improving the Performance of Speculatively Parallel Applications on the Hydra CMP," Proc. 1999 Int'l Conf. Supercomputing, ACM Press, June 1999, pp. 21-30.
7. S. Gopal et al., "Speculative Versioning Cache," Proc. Fourth Int'l Symp. High-Performance Computer Architecture (HPCA-4), IEEE Computer Society Press, Los Alamitos, Calif., Feb. 1998, pp. 195-205.
8. J.G. Steffan and T. Mowry, "The Potential for Using Thread-level Data Speculation to Facilitate Automatic Parallelization," Proc. Fourth Int'l Symp. High-Performance Computer Architecture (HPCA-4), IEEE CS Press, Feb. 1998, pp. 2-13.
9. S. Keckler et al., "Exploiting Fine-Grain Thread Level Parallelism on the MIT Multi-ALU Processor," Proc. 25th Ann. Int'l Symp. Computer Architecture, ACM Press, Jun,-Jul. 1998, pp. 306-317.
10. J. Kahle, "The IBM Power4 Processor," Microprocessor Forum presentation reported in: K. Diefendorff, "Power4 Focuses on Memory Bandwidth," Microprocessor Report, Oct. 6, 1999, pp. 11-17.
11. J. Kahle, "The IBM Power4 Processor," Microprocessor Forum presentation reported in: K. Diefendorff, "Power4 Focuses on Memory Bandwidth," Microprocessor Report, Oct. 6, 1999, pp. 11-17.
12. M. Tremblay, "MAJC(tm): An Architecture for the New Millennium," Proc. Hot Chips 11, Aug. 1999, pp. 275-288. Also reported in B. Case, "Sun Makes MAJC With Mirrors," Microprocessor Report, Oct. 25, 1999, pp. 18-21.
13. M. Tremblay, "MAJC(tm): An Architecture for the New Millennium," Proc. Hot Chips 11, Aug. 1999, pp. 275-288. Also reported in B. Case, "Sun Makes MAJC With Mirrors," Microprocessor Report, Oct. 25, 1999, pp. 18-21.