Multi-media applications and imprecise computation

Proceedings - DSD'2005: 8th Euromicro Conference on Digital System Design - Architectures, Methods and Tools

Volumn 2005, Issue , 2005, Pages 2-7

  Breuer, Melvin A ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATION THEORY; COMPUTATIONAL METHODS; DATA COMPRESSION; SIGNAL PROCESSING; VLSI CIRCUITS;

COMPLEX DATA PROCESSING CHIPS; JPEG ENCODERS; MPEG ENCODERS; SIGNAL PROCESSING ALGORITHMS;

MULTIMEDIA SYSTEMS;

EID: 33845328423     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2005.58     Document Type: Conference Paper

References (21)

1. J. von Neumann, "Probabilistic logic and synthesis of reliable organisms form unreliable components", Automata Studies, 1956, pp, 43-98.
2. M. A. Breuer, "Adaptive Computers", J. of Information and Control, Vol. 11, No. 4, October 1967, pp. 402-422.
3. O. Port, "Chips that thrive on uncertainty", Business Week Online, March 26, 2005.
4. D. Ernst et al., "Razor: Circuit-level correction of timing errors for low-power operation", IEEE Micro, Vol. 24, No. 6, November/December 2004, pp. 10-20.
5. P. Stanley-Marbell, D. Marculescu, R. Marculescu and P. Khosla, "Modeling, analysis, and self-management of electronic textiles," IEEE Trans. on Computers, Vol. 52, No. 8, August 2003, pp. 996-1010.
6. M. H. Azadmanesh and R. M, Kieckhafer, "Exploiting omissive faults in synchronous approximate agreement", IEEE Trans. on Computers, Vol. 49, No. 10, October 2000, 1031-1042.
7. D. B. Fogel, "What is evolutionary computation?", IEEE Spectrum, Vol. 37, No. 2, February 2000, pp. 26-32.
8. M. Sadiku and M. Mazzara, "Computing with neural networks", IEEE Potentials, October 1993, pp. 14-16.
9. G. Bourianoff, "The future of nanocomputing", IEEE Computer Magazine, August 2003, pp. 44-53.
10. M. Kanellos, "Intel unveils budget Itaniums", CNET News.com, September 8, 2003.
11. International Technology Roadmap for Semiconductors (ITRS), 2001, http://public.itrs.net/Files/2001ITRS/Home.htm.
12. Los Angeles Times, Tuesday, August 19, 2003, Business Section, page C5, by-line Bloomberg News.
13. S. Deffree, "Trouble in IBM's 300mm paradise", Electronic News, April 16, 2004.
14. KLA-Tencor Summary Annual Report, 2003, page 3.
15. On-line staff, "HP creates new coding approach to nanoelectronic circuit design", Electronic News, June 9, 2005.
16. I-S Chong and A. Ortega, private communication, June 2005.
17. H. Chung and A. Ortega, private communication, June 2005.
18. M. A. Breuer, "Estimating error rate in error tolerant VLSI chips", IEEE International Workshop on Electronic Design, Test and Applications (DELTA 2004), January 28-30, 2004, Perth, Australia, pp. 321-326.
19. M. A. Breuer, S. Gupta and T. M. Mak, "Defect and error-tolerance in the presence of massive numbers of defects", IEEE Design and Test Magazine, May-June, 2004, pp. 216-227.
20. M. A. Breuer, "Intelligible test techniques to support error-tolerance", Asian Test Symp., Nov. 2004, pp. 386-393.
21. M. A. Breuer, "Let's think analog", Annual Symp. on VLSI, March 2005, pp. 2-5.