Characterization of error-tolerant applications when protecting control data

Proceedings of the 2006 IEEE International Symposium on Workload Characterization, IISWC - 2006

Volumn , Issue , 2006, Pages 142-149

  Thaker, Darshan D ^a   Franklin, Diana ^c   Oliver, John ^a   Biswas, Susmit ^b   Lockhart, Derek ^c   Metodi, Tzvetan ^a   Chong, Frederic T ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c CALIFORNIA POLYTECHNIC STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL VULNERABILITY FACTORS; CATASTROPHIC ERRORS; CONTROL DATUMS; CONTROL OPERATIONS; ERROR TOLERANCES; EXECUTION TIMES; FUTURE CHALLENGES; ITS DATUMS; ONE STEPS; SOFT ERRORS; SPEC CPU2000; SYSTEM BEHAVIORS; VIDEO DECODERS;

APPLICATIONS; APPROXIMATION ALGORITHMS; BENCHMARKING; DECODING; ERRORS; MICROPROCESSOR CHIPS;

ERROR CORRECTION;

EID: 48449104482     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2006.302738     Document Type: Conference Paper

References (19)

1. N.Cohen, T.S.Sriram, N.Leland, D.Moyer, S.Butler, and R.Flatley, "Soft error considerations for deepsubmicron cmos circuit applications," IEEE International Electron Devices Meeting: Technical Digest, pp. 315-319, December 1999.
2. J.F.Ziegler, "Terrestrial cosmic rays," IBM Journal of Research and Development, vol. 40, pp. 19-39, January 1996.
3. J. V. Neumann, "Probabilistic logic and the synthesis of reliable organisms from unreliable components," Automata Studies, Ann. of Math. Studies, vol. 34, pp. 43-98, 1956.
4. D. D. Thaker, F. Impens, I. L. Chuang, R. Amirtharajah, and F. T. Chong, "Recursive TMR: Scaling fault tolerance in the nanoscale era," IEEE Des. Test, vol. 22, no. 4, pp. 298-305, 2005.
5. D. D. Thaker, D. Franklin, V. Akella, and F. T. Chong, "Reliability requirements of control, address, and data operations in error-tolerant applications," Proceedings of the Workshop on Architectural Reliability, held in conjunction with MICRO-2005, December 2005.
6. J. L. Henning, "SPEC CPU2000: measuring CPU performance in the new millennium," IEEE Computer, vol. 33, July 2000.
7. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and T. Brown, "Mibench: A free, commercially representative embedded benchmark suite," pp. 3-14, December 2001.
8. www.imagemagick.com
9. S. S. Muchnick, Advanced Compiler Design and Implementation. Morgan Kaufmann, 1997.
10. D. C. Burger and T. M. Austin, "The simplescalar tool set, version 2.0," Technical Report CS-TR-1997-1342, University of Wisconsin, Madison, June 1997.
11. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, "The case for lifetime reliability-aware microprocessors," Proceedings of the 31st Annual International Symposium on Computer Architecture, December 2004.
12. C. T. Weaver, J. Emer, S. S. Mukherjee, and S. K. Reinhardt, "Reducing the soft-error rate of a high-performance microprocessor," IEEE Micro, vol. 24, pp. 30-37, Nov 2004.
13. S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin, "A systematic methodology to compute the architectural vulnerability factors for a highperformance microprocessor," in MICRO 36: Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, (Washington, DC, USA), p. 29, IEEE Computer Society, 2003.
14. T. M. Austin, D. Blaauw, T. N. Mudge, and K. Flautner, "Making typical silicon matter with razor.," IEEE Computer, vol. 37, no. 3, pp. 57-65, 2004.
15. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, D. I. August, and S. S. Mukherjee, "Softwarecontrolled fault tolerance," ACM Transactions on Architecture and Code Optimization, vol. 2, pp. 366-396, Dec 2005.
16. S. Kumar and A. Aggarwal, "Reduced resource redundancy for concurrent error detection techniques in high performance microprocessors," in HPCA '06: Proceedings of International Conference on High Performance Computer Architecture, IEEE Computer Society, 2006.
17. S. Nawab, A. Oppenheim, A. Chandrakasan, J. Winograd, and J. Ludwig, "Approximate signal processing," 1997.
18. E.J.Horvitz, "Reasoning about beliefs and actions under computational resource constraints," Third-Workhsop on Uncertainty in Artificial Intelligence, pp. 429-439, 1987.
19. X. Li and D. Yeung, "Exploiting soft computing for increased fault tolerance," in Proceedings of the 2006 Workshop on Architectural Support for Gigascale Integration, June 2006.