Electrothermal simulation of SOI CMOS analog integrated circuits

Solid-State Electronics

Volumn 51, Issue 5, 2007, Pages 691-702

  Yu, Feixia ^a   Cheng, Ming C ^a  

^a Clarkson University   (United States)

Author keywords

Electrothermal simulation; Non isothermal effects; Self heating; Silicon on insulator; Thermal length; Thermal model

Indexed keywords

COMPUTER SIMULATION; HEAT EXCHANGERS; HEAT LOSSES; HEAT TRANSFER; SILICON ON INSULATOR TECHNOLOGY; THERMAL GRADIENTS;

ELECTROTHERMAL SIMULATION; NON ISOTHERMAL EFFECTS; SELF HEATING; THERMAL LENGTH; THERMAL MODELS;

CMOS INTEGRATED CIRCUITS;

EID: 34248531122     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2007.02.029     Document Type: Article

References (29)

1. Colinge J.P. Silicon-on-insulator technology: materials to VLSI (1991), Kluwer Academic Publishers
2. Goodson K.E., and Filk M.I. Effect of microscale thermal conduction on the packing limit of silicon-on-insulator electronic devices. IEEE Trans Comp Hybr Manufact Technol 15 5 (1992) 715-722
3. Mahalingam M. Thermal management in semiconductor device packaging. Proc IEEE 73 (1985) 1396-1404
4. Su L.T., Chung J.E., Antoniadis D.A., Goodson K.E., and Flik M.I. Measurement and modeling of self-heating in SOI nMOSFETs. IEEE Trans Electron Dev 41 1 (1994) 69-75
5. Yu F., Cheng M.C., Habitz P., and Ahmadi G. Modeling of thermal behavior in SOI structures. IEEE Trans Electron Dev 51 1 (2004) 83-91
6. Yu F, Cheng MC. Thermal modeling of silicon-on-insulator current mirrors. In: IEEE International SOI Conference, vols. 4-7. South Carolina: Charleston; October 2004. p. 81-3.
7. Yu F., and Cheng M.-C. Application of heat flow models to SOI current mirrors. Solid State Electron 48 (2004) 1733-1739
8. Tenbroek B.M., Redman-White W., Lee M.S.L., Bunyan R.J.T., Uren M.J., and Brunson K.M. Characterization of layout dependent thermal coupling in SOI CMOS current mirrors. IEEE Trans Electron Dev 43 12 (1996) 2227-2232
9. Tenbroek B.M., Lee M.S.L., Redman-White W., Bunyan R.J.T., and Uren M.J. Impact of self-heating and thermal coupling on analog circuits in SOI CMOS. IEEE J Solid-St Circuits 33 7 (1998) 1037
10. Semenov O., Vassighi A., and Sachdev M. Impact of self-heating effect on long-term reliability and performance degradation in CMOS circuits. IEEE Trans Dev Mater Reliab 6 1 (2006) 17-27
11. Goel A.K., and Tan T.H. High-temperature and self-heating effects in fully depleted SOI MOSFETs. Microelectron J 37 (2006) 963-975
12. Zhua M., Liua W., Songa Z., Fub R.K.Y., Chub P.K., and Lina C. Formation of silicon-on-aluminum nitride using ion-cut and theoretical investigation of self-heating effects. Mater Lett 59 (2005) 510-513
13. Malm B.G., Haralson E., Johansson T., and Östling M. Self-heating effects in a BiCMOS on SOI technology for RFIC applications. IEEE Trans Electron Dev 52 7 (2005) 1423-1428
14. Roig J., Flores D., Vellvehi M., Rebollo J., and Millan J. Novel techniques for reducing self-heating effects in silicon-on-insulator power devices. Proc Int Semicond Conf 2 (2001) 493-496
15. Komiya K., Kawamoto T., Sato S., and Omura Y. Impact of high-k plug on self-heating effects of SOI MOSFETs. IEEE Trans Electron Dev 51 12 (2004) 2249
16. McDaid L.J., Hall S., Mellor P., Eccleston W., and Alderman J. Physical origin of the negative differential resistance in SOI transistors. Electron Lett 25 (1989) 827-828
17. Oshima K., Cristoloveanu S., Guillaumot B., Iwai H., and Deleonibus S. Advanced SOI MOSFETs with buried alumina and ground plane: self-heating and short-channel effects. Solid-State Electron 48 (2004) 907-917
18. Anghel C., Gillon R., and Ionescu A.M. Self-heating characterization and extraction method for thermal resistance and capacitance in HV MOSFETs. IEEE Electron Dev Lett 25 3 (2004) 141-143
19. Polonsky S., and Jenkins K.A. Time-resolved measurements of self-heating in soi and strained-silicon MOSFETs using photon emission microscopy. IEEE Electron Dev Lett 25 4 (2004) 208-210
20. Jenkins K.A., and Rim K. Measurement of the effect of self-heating in strained-silicon MOSFETs. IEEE Electron Dev Lett 23 (2002) 360-362
21. Jin W., Chan P.C.H., and Lau J. A physical thermal noise model for SOI MOSFET. IEEE Trans Electron Dev 47 4 (1999) 768-773
22. Jin W., Liu W., Fung S.H.K., Chan P.C.H., and Hu C. SOI thermal impedance extraction methodology and its significance for circuit simulation. IEEE Trans Electron Dev 48 (2001) 730-736
23. Caviglia A.L., and Iliadis A.A. A large-signal SOI MOSFET model including dynamic self-heating based on small-signal model parameters. IEEE Trans Electron Dev 46 4 (1999) 762-768
24. Sharma D., Gautier J., and Merckel G. Negative dynamic resistance in MOS devices. IEEE J Solid-St Circuits SC-13 3 (1978) 378-380
25. Sharma D., Gautier J., and Merckel G. A high-voltage circuit for driving liquid-crystal displays. IEEE J Solid-St Circuits SC-13 3 (1978) 375-378
26. http://www-device.eecs.berkeley.edu/~bsimsoi.
27. Chen D., Li E., Rosenbaum E., and Kang S.M. Interconnect thermal modeling for accurate simulation of circuit timing and reliability. IEEE Trans CAD of ICs Systems 19 (2000) 197-205
28. Raphael Reference Manual, Synopsis.
29. Atlas User's Manual, Silvaco International.