Reuse-based test access and integrated test scheduling for network-on-chip

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Liu, Chunsheng ^a   Link, Zach ^a   Pradhan, D K ^b  

^a UNIVERSITY OF NEBRASKA LINCOLN   (United States)

^b UNIVERSITY OF BRISTOL   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; COMPUTER SOFTWARE REUSABILITY; NETWORK MANAGEMENT; RESOURCE ALLOCATION; ROUTERS;

NETWORK RESOURCES; ROUTER TESTING; SERIAL BOUNDARY SCAN METHOD;

MICROPROCESSOR CHIPS;

EID: 34047171406     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. C. Aktouf. A Complete Strategy for Testing an On-Chip Multiprocessor Architecture. IEEE Design & Test of Computers, vol. 19, pp. 18-28, Jan-Feb 2002.
2. A. M. Amory et al. A Scalable Test Strategy for Network-on-Chip Routers. Proc. International Test Conference, 2005.
3. M. Benabdenbi, W. Maroufi, and M. Marzouki. CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing. Journal of Electronic Testing: Theory and Applications, vol. 18, pp. 455-473, Aug. 2002.
4. A. Bona, V. Zaccaria and R. Zafalon. System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip. Proc. Design, Automation and Test in Europe, pp. 318-323, 2004.
5. E. Cota, L. Carro, A. Orailoglu and M. Lubaszewski. Test Planning and Design Space Exploration in A Core-Based Environment. Proc. Design, Automation and Test in Europe, pp. 478-485, 2002.
6. E. Cota, L. Carro and M. Lubaszewski. Reusing an On-Chip Network for the Test of Core-based Systems. ACM Transactions on Design Automation of Electronic Systems, vol. 18, pp. 471-499, 2004.
7. W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. Proc. Design Automation Conference, pp. 684-689, 2001.
8. S. Goel and E. Marinissen. Cluster-based Test Architecture Design for System-on-Chip. Proc. IEEE VLSI Test Symposium, pp. 259-264, 2002.
9. P. Harrod. Testing Reusable IP-A Case Study. Proc. International Test Conference, pp. 493-498, 1999.
10. V. Iyengar, K. Chakrabarty and E. J. Marinissen. Efficient Wrapper/TAM Co-Optimization for Large SoCs. Proc. Design, Automation and Test in Europe, pp. 491-498, 2002.
11. E. Larsson and Z. Peng. A Reconfigurable Power-Conscious Core Wrapper and Its Application to SOC Test Scheduling. Proc. International Test Conference, pp. 1135-1144, 2003.
12. C. Liu et al. Test Scheduling for Network-on-Chip with BIST and Precedence Constraints. Proc. International Test Conference, pp. 1369-1378, 2004.
13. E. J. Marinissen, V. Iyengar, and K. Chakrabarty. A Set of Benchmarks for Modular Testing of SOCs. Proc. International Test Conference, pp. 521-528, 2002.
14. E. J. Marinissen et al. On IEEE P1500's Standard for Embedded Core Test. Journal of Electronic Testing: Theory and Applications, vol. 18, pp. 365-383, Aug. 2002.
15. M. Nahvi and A. Ivanov. A Packet Switching Communication-based Test Access Mechanism for System Chips. Proc. IEEE European Test Workshop, pp. 81-86, 2001.
16. W. Zou, S. Reddy, I. Pomeranz, and Y. Huang. SOC Test Scheduling Using Simulated Annealing. Proc. IEEE VLSI Test Symposium, pp. 325-330, 2003.
17. B. Vermeulen, J. Dielissen, K. Goossens, and C. Ciordas. Bringing Communication Networks On-Chip: The Test and Verification Implications. IEEE Communications Magazine, vol. 41, pp. 74-81, Sept. 2003.
18. C. Zeferino and A. Susin. SoCIN: A Parametric and Scalable Network-on-Chip. Proc. Symposium on Integrated Circuits and Systems Design, pp. 121-126, 2003.