Test planning and design space exploration in a core-based environment

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 478-485

  Cota, Érika ^a   Carro, Luigi ^a   Orailoglu, Alex ^b   Lubaszewski, Marcelo ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPREHENSIVE MODEL; DESIGN SPACES; OPTIMIZATION FACTORS; SYSTEM TEST; TEST PLANNING; TEST TIME;

DESIGN; EXHIBITIONS; OPTIMIZATION;

TESTING;

EID: 13244293459     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998316     Document Type: Conference Paper

References (21)

1. L. Whetsel. An IEEE 1149.1 Based Test Access Architecture for ICs with Embedded Cores. In International Test Conference, pages 69-78, November 1997.
2. D. Bhattacharya. Hierarchical Test Access Architecture for Embedded Cores in an Integrated Circuit. In 16th IEEE VLSI Test Symposium, pages 8-14, April 1998.
3. P. Varma and S. Bhatia. A Structured Test Re-use Methodology for Core-based System Chips. In International Test Conference, pages 294-302, October 1998.
4. E. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters. A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores. In International Test Conference, pages 284-293, October 1998.
5. Y. Makris and A. Orailoglu. RTL Test Justification and Propagation Analysis for Modular Designs. Journal of Electronic Testing: Theory and Applications, 13(2):105-120, October 1998.
6. I. Ghosh, N. Jha, and S. Dey. A Low Overhead Design for Testability and Test Generation Technique for Core-based Systems. In International Test Conference, pages 50-59, November 1997.
7. M. Benabdenebi, W. Maroufi, and M. Marzouki. CASBUS: a Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip. In Design, Automation and Test in Europe Conference, pages 141-145, March 2001.
8. E. Marinissen, Y. Zorian, R. Kapur, T. Taylor, and L. Whetsel. Towards a Standard for Embedded Core Test: an Example. In International Test Conference, pages 616-627, October 1999.
9. J. Aerts and E. Marinissen. Scan Chain Design for Test Time Reduction in Core-based ICs. In International Test Conference, pages 448-457, October 1998.
10. M. Sugihara, H. Date, and H. Yasuura. Analysis and Minimization of Test Time in a Combined BIST and External Test Approach. In Design, Automation and Test in Europe Conference, pages 134-140, March 2000.
11. K. Chakrabarty. Design of System-on-a-chip Test Access Architectures Using Integer Linear Programming. In 18th IEEE VLSI Test Symposium, pages 127-134, May 2000.
12. M. Nourani and C. Papachristou. An ILP Formulation to Optimize Test Access Mechanism in System-on-chip Testing. In International Test Conference, pages 902-910, October 2000.
13. V. Iyengar and K. Chakrabarty. Iterative Test Wrapper and Test Access Mechanism Co-optimization. In 5th IEEE Workshop on Testing Embedded Core-based Systems, May 2001.
14. Érika Cota, L. Brisolara, L. Carro, A. Susin, and M. Lubaszewski. MET: A Microprocessor for Embedded Test. In 5th IEEE Workshop on Testing Embedded Corebased Systems, May 2001.
15. R. Kapur, E. Marinissen, N. Mukherjee, M. Riccheti, T. Taylor, and J. Udell. P1500/D0.3. Technical report, IEEE P1500 Documentation Task Force, January 2001.
16. S. K. Goel and E. J. Marinissen. TAM Architectures and Their Implication on Test Application Time. In 5th IEEE Workshop on Testing Embedded Core-based Systems, May 2001.
17. A. Benso, S. Chiusano, S. Di Carlo, P. Prinetto, F. Ricciato, M. Spadari, and Y. Zorian. HD2BIST: a Hierarchical Framework for BIST Scheduling, Data Patterns Delivering and Diagnosis in SoCs. In International Test Conference, pages 892-901, October 2000.
18. M. Nourani and C. Papachristou. Structural Fault Testing of Embedded Cores Using Pipelining. Journal of Electronic Testing: Theory and Applications, 15(1-2):129-144, Aug-Oct 1999.
19. E. Larsson and Z. Peng. An Integrated System-on-Chip Test Framework. In Design, Automation and Test in Europe Conference, pages 138-144, March 2001.
20. V. Iyengar, K. Chakrabarty, and E. J. Marinissen. Iterative Test Wrapper and Test Access Mechanism Co-optimization. In International Test Conference, pages 1023-1032, October 2001.
21. MathWorks. MATLAB: the Language of Technical Computing. MathWorks, Natick, MA, 1997.