Reconfigurable system for high-speed and diversified AES using FPGA

Microprocessors and Microsystems

Volumn 31, Issue 2, 2007, Pages 94-102

  Jing, Ming Haw ^a   Chen, Zih Heng ^a   Chen, Jian Hong ^a   Chen, Yan Haw ^b  

^a I SHOU UNIVERSITY   (Taiwan)

^b FORTUNE INSTITUTE OF TECHNOLOGY   (Taiwan)

Author keywords

Advanced encryption standard (AES); Diversity; Field programmable gate arrays (FPGAs); Reconfigurable system; Rijndael

Indexed keywords

CRYPTOGRAPHY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MATHEMATICAL MODELS; POLYNOMIALS;

ADVANCED ENCRYPTION STANDARD (AES); RECONFIGURABLE SYSTEMS;

ALGORITHMS;

EID: 33846943707     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2006.02.018     Document Type: Article

References (30)

1. J. Daemen, V. Rijmen, AES proposal: Rijndael Document version 2, 1999.
2. National Institute of Standards and Technology (NIST), Data Encryption Standard (DES), Federal Information Processing Standards Publications (FIPS PUBS) 46-3 (1999).
3. National Institute of Standards and Technology (NIST), Advanced Encryption Standard (AES), Federal Information Processing Standards Publications (FIPS PUBS) 197 (2001).
4. Rudra A., Dubey P.K., Jutla C.S., Kumar V., Rao J.R., and Rohatgi P. Efficient Rijndael encryption implementation with composite field arithmetic. Lecture Notes in Computer Science 2162 (2001) 171-184
5. McLoone M., and McCanny J.V. Rijndael FPGA implementations utilising look-up tables. The Journal of VLSI Signal Processing 34 3 (2003) 261-275
6. Schneier B. Applied Cryptography. second ed. (1996), Wiley, New York
7. Elbirt A.J., Yip W., Chetwynd B., and Paar C. An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9 4 (2001) 545-557
8. Yoo S.-M., Kotturi D., Pan D.W., and Blizzard J. An AES crypto chip using a high-speed parallel pipelined architecture. Microprocessors and Microsystems 29 7 (2005) 317-326
9. A. Hodjat, I. Verbauwhede, A 21.54 Gbits/s fully pipelined AES processor on FPGA, in: IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM) (2004) 308-309.
10. Verbauwhede I., Schaumont P., and Kuo H. Design and performance testing of a 2.29-GB/s Rijndael processor. IEEE Journal of Solid-State Circuits 38 3 (2003) 569-572
11. Su C.-P., Lin T.-F., Huang C.-T., and Wu C.-W. A high-throughput low-cost AES processor. Communications Magazine 41 12 (2003) 86-91
12. Mangard S., Aigner M., and Dominikus S. A highly regular and scalable AES hardware architecture. IEEE Transactions on Computers 52 4 (2003) 483-491
13. Rodriguez-Henriquez F., Saqib N.A., and Diaz-Perez A. 4.2 Gbit/s single-chip FPGA implementation of AES algorithm. Electronics Letters 39 15 (2003) 1115-1116
14. Chitu T., and Glesner M. An FPGA implementation of the AES-Rijndael in OCB/ECB modes of operation. Microelectronics Journal 36 2 (2005) 139-146
15. Pramstaller N., Mangard S., Dominikus S., and Wolkerstorfer J. Efficient AES implementations on ASICs and FPGAs. Lecture Notes in Computer Science 3373 (2005) 98-112
16. Barkan E., and Biham E. In how many ways can you write Rijndael?. Lecture Notes in Computer Science 2501 (2002) 160-175
17. M.H. Jing, C.H. Hsu, T.K. Truong, Y.H. Chen, Y.T. Chang, The diversity study of AES on FPGA application, in IEEE International Conference on Field-Programmable Technology (FPT) (2002) 390-393.
18. Raddum H. More dual Rijndaels. Lecture Notes in Computer Science 3373 (2005) 142-147
19. Rostovtsev A.G., and Shemyakina O.V. AES side channel attack protection using random isomorphisms. Cryptology ePrint Archive 87 (2005). http://eprint.iacr.org/2005/087.pdf Available from:
20. Stratix II Device Handbook, Volume 1. Available from: .
21. Jamil T. The Rijndael algorithm. IEEE Potentials 23 2 (2004) 36-38
22. Wu S.-Y., Lu S.-C., and Laih C.-S. Design of AES based on dual cipher and composite field. Lecture Notes in Computer Science 2964 (2004) 25-38
23. Yang J., Gao L., and Zhang Y. Improving memory encryption performance in secure processors. IEEE Transactions on Computers 54 5 (2005) 630-640
24. K. Tiri, D. Hwang, A. Hodjat, B.-C. Lai, S. Yang, P. Schaumont, I. Verbauwhede, AES-based cryptographic and biometric security coprocessor IC in 0.18-μm CMOS resistant to side-channel power analysis attacks, in: Symposia on VLSI Technology and Circuits (2005) 216-219.
25. Dobbertin H., Knudsen L., and Robshaw M. The cryptanalysis of the AES - a brief survey. Lecture Notes in Computer Science 3373 (2005) 1-10
26. Lidl R., and Niederreiter H. Introduction to Finite Fields and Their Applications (1986), Cambridge University Press, Cambridge
27. I. Verbauwhede, P. Schaumont, The happy marriage of architecture and application in next-generation reconfigurable systems, in: Conference on Computing Frontiers (CF) (2004) 363-376.
28. Morioka S., and Satoh A. A 10-Gbps full-AES crypto design with a twisted BDD S-box architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12 7 (2004) 686-691
29. M.H. Jing, Y.W. Chen, Y. Chang, T.K. Truong, A new VLSI for implementing the multiplicatoin and inverse in the RS-Code, in: Multimedia Technology and Applications Symposium (1999) 304-312.
30. m). IEEE Transactions on Computers 34 8 (1985) 709-717