A High-Throughput Low-Cost AES Processor

IEEE Communications Magazine

Volumn 41, Issue 12, 2003, Pages 86-91

  Su, Chin Pin ^a   Lin, Tsung Fu ^a,b   Huang, Chih Tsun ^a   Wu, Cheng Wen ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b Silicon Integrated Systems group   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ELLIPTIC CURVE ALGORITHMS; LOOKUP TABLE (LUT);

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; DATA TRANSFER; FIELD PROGRAMMABLE GATE ARRAYS; INTERNET; PROGRAM PROCESSORS; SIGNAL RECEIVERS;

CRYPTOGRAPHY;

EID: 0348013287     PISSN: 01636804     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCOM.2003.1252803     Document Type: Article

References (15)

1. NIST, Advanced Encryption Standard (AES), Springfield, VA, Nov. 2001.
2. S. McMillan and C. Patterson, "JBits Implementations of the Advanced Encryption Standard (Rijndael)," Proc. 11th Int'l. Conf. Field-Prog. Logic and Apps., Aug. 2001, vol. 2147 of LNCS, Springer-Verlag, pp. 162-71.
3. P. Chodowiec et al., "Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board," Proc. Info. Sec, Conf., Oct. 2001, LNCS, vol. 2200, pp. 220-34.
4. K. U. Jarvinen, M. T. Tommiska, and J. O. Skytta, "A Fully Pipelined Memoryless 17.8 Gb/s AES-128 Encryptor," Proc. Int'l. Symp. FPGA, Monterey, CA, 2003, pp. 207-15.
5. I. Verbauwhede, P. Schaumont, and H. Kuo, "Design and Performance Testing of a 2.29-GB/s Rijndael Processor," IEEE J. Solid-State Circuits, vol. 38, no. 3, Mar. 2003, pp. 569-72.
6. V. Fischer and M. Drutarovsky, "Two Methods of Rijndael Implementation in Reconfigurable Hardware," Cryptographic Hardware and Embedded Sys. 2001, May 2001, vol. 2162 of LNCS, Springer-Verlag, pp. 77-92.
7. S. Morioka and A. Satoh, "A 10Gb/s full-AES Crypto Design with a Twisted-BDD S-Box Architecture," Proc. IEEE Int'l. Conf. Comp. Des., Freiburg, Germany, Sept. 2002, pp. 98-103.
8. V. Rijmen, "Efficient Implementation of the Rijndael Sbox," http://www.esat.kuleuven.ac.be/̃rijmen/rijridael/sbox.pdf
9. A. Satoh et al., "A Compact Rijndael HARDWARE Architecture with S-Box Optimization," ASIACRYPT 2001, 2001. LNCS, vol. 2248, pp. 239-54.
10. J. Wolkerstorfer, E. Oswald, and M. Lamberger, "An ASIC Implementation of the AES SBoxes," CT-RSA 2002. 2002. vol. 2271 of LNCS, Springer-Verlag, pp. 67-78.
11. T.-F. Lin et al., "A High-throughput Low-cost AES Cipher Chip, " Proc. 3rd IEEE Asia-Pacific Conf. ASIC, Taipei, Taiwan, Aug. 2002, pp. 85-88.
12. S. Mangard, M. Aigner, and S. Dominikus, "A Highly Regular and Scalable AES Hardware Architecture," IEEE Trans. Comp., vol. 52, no. 4, Apr. 2003, pp. 483-91.
13. S. Morioka and A. Satoh, "An Optimized S-box Circuit Architecture for Low Power AES Design," Cryptographic Hardware and Embedded Sys. 2002, 2002, LNCS, vol. 2523, pp. 172-86.
14. A. Satoh et al., "Unified Hardware Architecture for 128-bit Block Ciphers AES and Camellia," Cryptographic Hardware and Embedded Sys. 2003, Aug. 2003.
15. T. Ichikawa, T. Kasuya, and M. Matsui, "Hardware Evaluation of the AES Finalists," Prof. 3rd AES Candidate Conf., 2000.