An FPGA implementation of the AES-Rijndael in OCB/ECB modes of operation

Microelectronics Journal

Volumn 36, Issue 2, 2005, Pages 139-146

  Chiţu, Cristian ^a   Glesner, Manfred ^b  

^a INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

^b DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

AES; Decryption; Encryption; FPGA; Rijndael

Indexed keywords

ALGORITHMS; CRYPTOGRAPHY; DATA PRIVACY; DATA REDUCTION; FABRICATION; SIGNAL PROCESSING; THROUGHPUT; VECTORS;

ADVANCED ENCRYPTION STANDARDS (AES); DECRYPTION; OFFSET CODEBOOK (OCB); RIJNDAEL;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 12444344674     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2004.10.012     Document Type: Article

References (25)

1. National Institute of Standards and Technology, Advanced Encryption Standard AES, Federal Information Processing Standards Publication FIPS 197, 2001, http://csrc.nist.gov/publications/fips.
2. J. Daemen, and V. Rijmen AES Proposal: Rijndael 1999 http://csrc.nist. gov/encryption/aes/rijndael
3. P. Rogaway, M. Bellare, J. Black, and T. Krovetz OCB: A Block-Cipher Mode of Operation for Efficient Authenticated Encryption Eighth ACM Conference on Computer and Communications Security ACM CCS 2001 ACM Press pp. 196-205, http://www.cs.ucdavis.edu/rogaway
4. P. Chodowiec, and K. Gaj Very Compact FPGA Implementation of the AES Algorithm Workshop on Cryptographic Hardware and Embedded Systems CHES 2003, Cologne, Germany 2003 pp. 319-333
5. F.X. Standaert, G. Rouvroy, J.J. Quisquater, and J.D. Legat Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs Workshop on Cryptographic Hardware and Embedded Systems CHES 2003, Cologne, Germany 2003 pp. 334-350
6. K.U. Järvinen, M.T. Tommiska, and J.O. Skyttä A Fully Pipelined Memoryless 17.8 Gbps AES-128 Encryptor International Symposium on Field-Programmable Gate Arrays FPGA 2003, Monterey, CA 2003
7. N. Sklavos, and O. Koufopavlou Architecture and VLSI Implementations of the AES-Proposal Rijndael IEEE Transactions on Computers 51 12 2002 1454 1459
8. C. Chiţu, D. Chien, C. Chien, I. Verbauwhede, and F. Chang A Hardware Implementation in FPGA of the Rijndael Algorithm IEEE International Midwest Symposium on Circuits and Systems MWSCAS 2002, Tulsa, OK vol. 1 2002 pp. 507-510
9. A.J. Elbirt, W. Yip, B. Chetwynd, and C. Paar An FPGA-Based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists IEEE Transactions on VLSI Systems 9 4 2001
10. M. McLoone, and J.V. McCanny Rijndael FPGA Implementation Utilizing Look-Up Tables IEEE Workshop on Signal Processing Systems 2001 349 360
11. M. McLoone, and J.V. McCanny Single-Chip FPGA Implementation of the Advanced Encryption Standard Algorithm Field-Programmable Logic and Applications FPL 2001, Belfast, Northern Ireland, UK 2001
12. M. McLoone, and J.V. McCanny High Performance Single-Chip FPGA Rijndael Algorithm Implementation Workshop on Cryptographic Hardware and Embedded Systems CHES 2001, Paris, France 2001 pp. 65-76
13. V. Fischer, and M. Drutarovsky Two Methods of Rijndael Implementation in Reconfigurable Hardware Workshop on Cryptographic Hardware and Embedded Systems CHES 2001, Paris, France 2001 pp. 77-92
14. A. Dandalis, V.K. Prasanna, and J.D. Rolim A Comparative Study of Performance of AES Final Candidates Using FPGAs Workshop on Cryptographic Hardware and Embedded Systems CHES 2000, Worchester, USA 2000
15. A.J. Elbirt, W. Yip, B. Chetwynd, and C. Paar An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists Third Advanced Encryption Standard Candidate Conference AES3, New York, USA 2000
16. K. Gaj, and P. Chodowiec Comparison of the Hardware Performance of the AES Candidates using Reconfigurable Hardware Third Advanced Encryption Standard Candidate Conference AES3, New York, USA 2000
17. T. Ichikawa, and T. Matsui Hardware Evaluation of the AES Finalists Third Advanced Encryption Standard Candidate Conference AES3, New York, USA 2000
18. K. Gaj, P. Chodowiec, Hardware Performance of the AES Finalists-Survey and Analysis Results, Technical Report, George Mason University, 2000, http://ece.gmu.edu/crypto/AES_survey.pdf.
19. X. Zhang, and K.K. Parhi Implementation Approaches for the Advanced Encryption Standard Algorithm IEEE Circuits and Systems Magazine 2 4 2002 25 46
20. J. Goodman, and I. Verbauwhede Architectures and Design Methods for Cryptography IEEE International Solid-State Circuits Conference ISSCC 2002 Tutorial, San Francisco, USA 2002
21. B. Gladman, A Specification for Rijndael, the AES Algorithm, v3.2, 2001, http://fp.gladman.plus.com.
22. Xilinx, Inc., Virtex II Field Programmable Gate Arrays, http://www.xilinx.com.
23. P. Rogaway, Reference C Code, http://www.cs.ucdavis.edu/~rogaway.
24. Insight Electronics, Virtex II Development Kit, San Diego, CA, 2002, http://www.insight-electronics.com/virtexII.
25. Agilent Technologies, Inc., Training Kit for the Agilent Technologies 16700-Series Logic Analysis System, Making Basic Measurements, 2001, http://www.agilent.com.