Design of AES based on dual cipher and composite field

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2964, Issue , 2004, Pages 25-38

  Wu, Shee Yau ^a   Lu, Shih Chuan ^a   Laih, Chi Sung ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; HARDWARE; STANDARDS;

AREA REQUIREMENT; COMPOSITE FIELDS; HARDWARE IMPLEMENTATIONS;

CRYPTOGRAPHY;

EID: 35048848990     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-24660-2_3     Document Type: Article

References (16)

1. National Institute of Standards and Technology (NIST). Advanced Encryption Standard (AES). FIPS Publication 197, Nov. 2001. Available at http://csrc.nist.gov/encryption/aes/index.html.
2. E. Barkan, E. Biham. In How Many Ways Can You Write Rijndael. Asiacrypt 2002, pp.160-175, 2002.
3. A. Rudra, P. Dubey, C. Jutla, V. Kumar, J. Rao, P. Rohatgi. Efficient Rijndael Encryption Implementation with Composite Field Arithmetic. CHES 2001, LNCS 2162, pp.171-184 2001.
4. J. Wolkerstorfer, E. Oswald, M, Lamberger. An ASIC Implementation of the AES Sboxes. CT-RSA 2002, LNCS 2271, pp.67-78, 2002.
5. T. Ichikawa, T. Kasuya, and M. Matsui. Hardware Evaluation of the AES Finalists. The Third Advanced Encryption Standard Candidate Conference, pp.279-285, 2000, Available at http://csrc.nist.gov/encryption/aes/round2/conf3/papers/15-tichikawa.pdf
6. H. Kua, I. Verbauwhede. Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm. CHES 2001, LNCS 2162, pp.51-64, 2001.
7. A. Satoh, S. Morioka, K. Takano, and S. Munetoh. A Compact Rijndael Hardware Architecture with S-Box Optimization. Asiacrypt 2001, LNCS 2248, pp.239-254, 2001.
8. M. McLoone et al. High performance single-chip FPGA Rijndael algorithm implementations. CHES 2001, LNCS 2162, pp.65-76, 2001.
9. S. Morioka and A. Satoh. An Optimized S-Box Circuit Architecture for Low Power AES Design. CHES 2002, LNCS 2523, pp.172-186, 2003.
10. Joan Daemen, Vincent Rijmen. The Design of Rijndael. Springer printed in Germany, 2002.
11. R. Lidl, H. Niederreiter. Introduction to finite fields and their applications. Cambridge University Press, 1986.
12. F.J. MacWilliams, N.J.A. Sloane. The Theory of Error-Correcting Codes. North-Holland Publishing Company, 1978.
13. C. Paar. Efficient VLSI Architectures for Bit Parallel Computation in Galois Fields. PhD Thesis, Institute for Experimental Mathematics, University of Essen, Germany, 1994.
14. V. Rijmen. Efficient Implementation of the Rijndael S-box. Available at http://www.esat.kuleuven.ac.be/rijmen/rijndael
15. Francois-Xavier Standaert, Gael Rouvroy, Jean-Jacques Quisquater, Jean-Didier Legat. Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs. Accepted at Workshop on Cryptographic Hardware and Embedded Systems (CHES2003), September 2003.
16. K.Y. Chen, P.D. Chen and C.S. Laih. Speed up AES with the modification of shift row table. Public Comments on the Draft Federal Information Processing Standard (FIPS), 2001.