AES-based cryptographic and biometric security coprocessor IC in 0.18-μ;m CMOS resistant to side-channel power analysis attacks

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn 2005, Issue , 2005, Pages 216-219

  Tiri, Kris ^a   Hwang, David D ^a   Hodjat, Alireza ^a   Lai, Bo Cheng ^a   Yang, Shenglin ^a   Schaumont, Patrick ^a   Verbauwhede, Ingrid ^a  

^a Los Angeles   (United States)

Author keywords

Advanced Encryption Standard (AES); Biometrics; Coprocessor; Cryptography; Differential power analysis

Indexed keywords

ADVANCED ENCRYPTION STANDARD (AES); BIOMETRICS; COPROCESSOR; DIFFERENTIAL POWER ANALYSIS;

CRYPTOGRAPHY; INTEGRATED CIRCUITS; PATTERN MATCHING; SECURITY OF DATA; SECURITY SYSTEMS; STANDARDS;

MICROPROCESSOR CHIPS;

EID: 33645692468     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSIC.2005.1469370     Document Type: Conference Paper

References (9)

1. M. Renaudin, F. Bouesse, P. Proust, J. Tual, L. Sourgen and F. Germain, "High Security Smart-cards," DATE, pp. 228-233, 2004.
2. P. Kocher, R. Lee, G. McGraw, A. Raghunathan and S. Ravi, "Security as a New Dimension in Embedded System Design," DAC, pp. 753-760, 2004.
3. B. Schneier, "A Hardware DES Cracker," Crypto-Gram Newsletter, http://www.schneier.com/crypto-gram-9808.htm#descracker, August 1998.
4. K. Tin and I. Verbauwhede, "A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation," DATE, pp. 246-251, 2004.
5. ITRS, "Interconnect," International Technology Roadmap for Semiconductors, http://public.itrs.net/Files/2003ITRS/Interconnect2003.pdf, 2003.
6. K. Tiri and I. Verbauwhede, "Place and Route for Secure Standard Cell Design," CARDIS, pp. 143-158, 2004.
7. D. Hwang, P. Schaumont, K. Tiri and I. Verbauwhede, "Making Embedded Systems Secure," submitted IEEE Security & Privacy Magazine.
8. J. Fournier, S. Moore, H. Li, R. Mullins and G. Taylor, "Security Evaluation of Asynchronous Circuits," CHES, pp. 137-151, 2003.
9. N. Pramstaller, F. Gürkaynak, S. Häne, H. Kaeslin, N. Felber, and W. Fichtner, "Towards an AES Crypto-chip Resistant to Differential Power Analysis," ESSCIRC, pp. 307-310, 2004.