Efficient AES implementations on ASICs and FPGAs

Lecture Notes in Computer Science

Volumn 3373, Issue , 2005, Pages 98-112

  Pramstaller, Norbert ^a   Mangard, Stefan ^a   Dominikus, Sandra ^a   Wolkerstorfer, Johannes ^a  

^a GRAZ UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

Advanced Encryption Standard (AES); ASIC; FPGA

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER APPLICATIONS; COSTS; FIELD PROGRAMMABLE GATE ARRAYS; HARDWARE; RANDOM ACCESS STORAGE; THROUGHPUT;

ADVANCED ENCRYPTION STANDARD (AES); DECRYPTION; HARDWARE ARCHITECTURES; ON-CHIP BLOCK RAM;

CRYPTOGRAPHY;

EID: 24144483054     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11506447_9     Document Type: Conference Paper

References (20)

1. ARM Limited. AMBA 2.0 Specification, "http://www.arm.com/armtech/", 2001.
2. P. Chodowiec and K. Gaj. Very Compact FPGA Implementation of the AES Algorithm. In Workshop on Cryptographic Hardware and Embedded Systems - CHES 2003, volume 2779 of Lecture Notes in Computer Science (LNCS), pages 319-333. Springer, 2003.
3. P. Chodowiec, P. Khuon, and K. Gaj. Fast Implementations of Secret-Key Block Ciphers Using Mixed Inner- and Outer-Round Pipelining. In Symposium on Field Programmable Gate Arrays - FPGA 2001, pages 94-102. ACM Press, 2001.
4. J. Daemen and V. Rijmen. The Design of Rijndael. Springer-Verlag, 2002.
5. A. Dandalis, V. Prasanna, and J. Rolim. A Comparative Study of Performance of AES Final Candidates Using FGPAs. "http://csrc.nist.gov/CryptoToolkit/aes/round2/conf3/aes3agenda.html", 2000.
6. V. Fischer and M. Drutarovský. Two Methods of Rijndael Implementation in Reconfigurable Hardware. In Workshop on Cryptographic Hardware and Embedded Systems - CHES 2001, volume 2162 of Lecture Notes in Computer Science (LNCS), pages 77-92. Springer-Verlag, 2001.
7. P.C. Kocher, J. Jaffe, and B. Jun. Differential Power Analysis. In Advances in Cryptology - CRYPTO 1999, volume 1666 of Lecture Notes in Computer Science, pages 388-397. Springer-Verlag, 1999.
8. S. Mangard, M. Aigner, and S. Dominikus. A Highly Regular and Scalable AES Hardware Architecture. In IEEE Transactions on Computers, volume 52, pages 483-491, April 2003.
9. M. McLoone and J.V. McCanny. High Performance Single-Chip FPGA Rijndael Algorithm Implementations. In Workshop on Cryptographic Hardware and Embedded Systems - CHES 2001, volume 2162 of Lecture Notes in Computer Science (LNCS), pages 65-76. Springer-Verlag, 2001.
10. National Institute of Standards and Technology. Federal Information Processing Standard 197, The Advanced Encryption Standard (AES). "http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf", 2001.
11. N. Pramstaller, F.K. Gürkaynak, S. Haene, H. Kaeslin, N. Felber, and W. Fichtner. Towards an AES Crypto-chip Resistant to Differential Power Analysis. In Proceedings of ESSCIRC 2004, to appear, 2004.
12. A. Rudra, P.K. Dubey, C.S. Jutla, V. Kumar amd J.R. Rao, and Pankaj Rohatgi. Efficient Rijndael Encryption Implementation with Composite Field Arithmetic. In Workshop on Cryptographic Hardware and Embedded Systems - CHES 2001, volume 2162 of Lecture Notes in Computer Science (LNCS), pages 171-184. Springer-Verlag, 2001.
13. A. Satoh, S. Morioka, K. Takano, and S. Munetoh. A Compact Rijndael Hardware Architecture with S-Box Optimization. In Advances in Cryptology - ASIACRYPT 2001, volume 2248 of Lecture Notes in Computer Science (LNCS), pages 239-254. Springer-Verlag, 2001.
14. K. Tiri, M. Akmal, and I. Verbauwhede. A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In Proceedings of ESSCIRC 2002, 2002.
15. K. Tiri and I. Verbauwhede. Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology. In Workshop on Cryptographic Hardware and Embedded Systems - CHES 2003, volume 2779 of Lecture Notes in Computer Science (LNCS), pages 125-136. Springer, 2003.
16. B. Weeks, M. Bean, T. Rozylowicz, and C. Ficke. Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms. "http://csrc.nist.gov/encryption/aes/round2/NSA-AESfinalreport.pdf", 2000.
17. J. Wolkerstorfer. An ASIC implementation of the AES-MixColumn operation. In Proceedings of Austrochip 2001, October 2001.
18. J. Wolkerstorfer, E. Oswald, and M. Lamberger. An ASIC implementation of the AES S-Boxes. In Topics in Cryptology - CT-RSA 2002, Proceedings of the RSA Conference 2002, volume 1965 of Lecture Notes in Computer Science. Springer-Verlag, February 2002.
19. S-Y Wu, S-C Lu, and C-S Laih. Design of AES Based on Dual Cipher and Composite Field. In Topics in Cryptology - CT-RSA 2004, Proceedings of the RSA Conference 2004, volume 2964 of Lecture Notes in Computer Science. Springer-Verlag, February 2004.
20. Xilinx Incorporated. Silicon Solutions - Virtex Series FPGAs. "http://www.xilinx.com/products/".