메뉴 건너뛰기




Volumn 2, Issue , 2002, Pages 669-672

Experimental threshold logic implementations based on resonant tunnelling diodes

Author keywords

[No Author keywords available]

Indexed keywords

BISTABLE TRANSITION LOGIC ELEMENT; BOOLEAN GATE; DESIGN AND TECHNOLOGY; FULL ADDERS; HETEROBIPOLAR TRANSISTORS; HETEROSTRUCTURE FIELD EFFECT TRANSISTORS; INP MATERIAL; INPUT TERMINALS; M-TECHNOLOGIES; MONOSTABLE; NOR GATES; RESONANT TUNNELLING DIODE; THRESHOLD GATES; VERY LOW VOLTAGE;

EID: 10844282279     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2002.1046257     Document Type: Conference Paper
Times cited : (3)

References (6)
  • 1
    • 0027283293 scopus 로고    scopus 로고
    • A new resonant tunneling logic gate employing monostable-bistable transition
    • A/B
    • K. Maezawa and T. Mizutani, "A New Resonant Tunneling Logic Gate Employing Monostable-Bistable Transition", Jpn. January 1993. J. Appl. Phys., Vol. 32, part 2, NO. IA/B, pp. L42 - L44.
    • Jpn. January 1993. J. Appl. Phys. , vol.32 , Issue.1 PART 2
    • Maezawa, K.1    Mizutani, T.2
  • 2
    • 0027676882 scopus 로고
    • Weighted sum threshold logic peration of mobile's (monostable-bistable transition logic element) using resonant-tunneling transistors
    • Oct.
    • T. Akeyoshi, K. Maezawa, T. Mizutani, "Weighted sum threshold logic peration of MOBILE'S (monostable-bistable transition logic element) using resonant-tunneling transistors, IEEE Electron Device Lett., vol. 14, pp. 475-477, Oct. 1993.
    • (1993) IEEE Electron Device Lett. , vol.14 , pp. 475-477
    • Akeyoshi, T.1    Maezawa, K.2    Mizutani, T.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.