An algorithm for nanopipelining of RTD-based circuits and architectures

IEEE Transactions on Nanotechnology

Volumn 4, Issue 2, 2005, Pages 159-167

  Gupta, Pallav ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

Author keywords

Nanopipelining; Nanotechnology; Resonant tunneling diodes (RTDs); RTD based circuits and architectures

Indexed keywords

ADDERS; ALGORITHMS; FIELD EFFECT TRANSISTORS; FUNCTIONS; LOGIC DESIGN; THRESHOLD LOGIC; TUNNEL DIODES;

LINEAR THRESHOLD FUNCTIONS; NANOPIPELINING; RESONANT TUNNELING DIODES (RTD); RTD-BASED CIRCUITS;

NANOTECHNOLOGY;

EID: 15844366979     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2004.842069     Document Type: Article

References (23)

1. Semiconductor Industries Association Roadmap [Online]. Available; http://public.itrs.net
2. R. H. Mathews et al., "A new RTD-FET logic family," Proc. IEEE, vol. 87, no. 4, pp. 596-605, Apr. 1999.
3. K. Maezawa, H. Matsuzaki, M. Yamamoto, and T. Otsuji, "High-speed and low-power operation of a resonant tunneling logic gate MOBILE," IEEE Electron Device Lett., vol. 19, no. 3, pp. 80-82, Mar. 1998.
4. J. P. Sun, G. I. Haddad, P. Mazumder, and J. N. Schulman, "Resonant tunneling diodes: Models and properties," Proc. IEEE, vol. 86, no. 4, pp. 641-661, Apr. 1998.
5. K. F. Goser, C. Pacha, A. Kanstein, and M. L. Rossmann, "Aspects of systems and circuits for nanoelectronics," Proc. IEEE, vol. 85, no. 4, pp. 558-572, Apr. 1997.
6. W. Williamson et al., "12 GHz clocked operation of ultralow power interband resonant tunneling diode pipelined logic gates," IEEE J. Solid-State Circuits, vol. 32, no. 2, pp. 222-230, Feb. 1997.
7. P. Mazumder, S. Kulkarni, M. Bhattacharya, J. P. Sun, and G. I. Haddad, "Digital circuit applications of resonant tunneling devices," Proc. IEEE, vol. 86, no. 4, pp. 664-686, Apr. 1998.
8. C. Pacha and K. Goser, "Design of arithmetic circuits using resonant tunneling diodes and threshold logic," in Proc. Innovative Circuits Systems Nanoelectrononics Workshop, Sept. 1997, pp. 83-93.
9. C. Pacha et al., "Resonant Tunneling Device Logic Circuits," Univ. Dortmund/Gerhard-Mercator Univ. Duisburg, Dortmund/Duisburg, Germany, Tech. Rep., 1999.
10. Z. Kohavi, Switching and Finite Automata Theory. New York: McGraw-Hill, 1978.
11. K. J. Chen, K. Maezawa, and M. Yamamoto, "InP-based high-performance monostable-bistable transition logic elements (MOBILE'S) using integrated multiple-input resonant-tunneling devices," IEEE Electron Device Lett., vol. 17, no. 3, pp. 127-129, Mar. 1996.
12. W. Prost et al., "Manufacturability and robust design of nanoelectronic logic circuits based on resonant tunneling diodes," Int. J. Circ. Theory. Appl., vol. 28, no. 6, pp. 537-552, Nov. 2000.
13. C. Pacha et al., "Threshold logic circuit design of parallel adders using resonant tunneling devices," IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 8, no. 5, pp. 558-572, Oct. 2000.
14. S. Sudirgo et al., "Monolithically integrated Si/SiGe resonant interband tunneling diodes/CMOS MOBILE latch with high voltage swing," in Proc. Int. Semiconductor Device Research Symp., Dec. 2003, pp. 22-23.
15. J. P. van de Wagt, A. C. Seabaugh, and E. Beam, "RTD/HFET low standby power SRAM gain cell," IEEE Electron Device Lett., vol. 9, no. 1, pp. 7-9, Jan. 1998.
16. T. Broekaert et al., "A monolithic 4-bit 2-Gsps resonant tunneling analog-to-digital converter," IEEE Trans. Syst. Sci. Cybernet., vol. 33, no. 9, pp. 1342-1349, Sep. 1998.
17. R. Zhang, P. Gupta, L. Zhong, and N. K. Jha, "Synthesis and optimization of threshold logic networks with application to nanotechnologies," in Proc. Design Automat. Test Europe Conf., Feb. 2004, pp. 904-909.
18. P. Gupta, R. Zhang, and N. K. Jha, "An automatic test pattern generation framework for combinational threshold networks," in Proc. Int. Conf. Computer Design, Oct. 2004, pp. 540-543.
19. X. Hu, S. C. Bass, and R. G. Harber, "Minimizing the number of delay buffers in the synchronization of pipelined systems," IEEE Trans. Computer-Aided Design Integrated Circuits Syst., vol. 13, no. 12, pp. 1441-1449, Dec. 1994.
20. C. E. Leiserson and J. B. Saxe, "Retiming synchronous circuity," Algorithmica, vol. 6, no. 1, pp. 5-35, Jan. 1991.
21. L. Ciminiera and A. Serra, "Efficient serial-parallel arrays for multiplication and addition," in Proc. Int. Conf. Computer Arithmetic, Jun. 1985, pp. 28-35.
22. L. Dadda, "Fast multipliers for two's complement numbers in serial form," in Proc. Int. Conf. Computer Arithmetic, Jun. 1985, pp. 57-63.
23. J. G. Proakis and D. G. Manolakis, Digital Signal Processing: Principles, Algorithms, and Applications. Upper Saddle River, NJ: Prentice-Hall, 1996.