On controlling perturbation due to repeaters during quadratic placement

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 9, 2006, Pages 1733-1743

  Saxena, Prashant ^a,b  

^a INTEL CORPORATION   (United States)

^b SYNOPSYS INC   (United States)

Author keywords

Buffer insertion; Deep submicrometer; Integrated circuit layout; Interconnect; Physical design; Placement

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; CONVERGENCE OF NUMERICAL METHODS; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUITS; MATHEMATICAL MODELS; PERTURBATION TECHNIQUES;

BUFFER INSERTION; DEEP SUBMICROMETER; PHYSICAL DESIGN;

TELECOMMUNICATION REPEATERS;

EID: 33748095768     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.858273     Document Type: Article

References (23)

1. P. Saxena, N. Menezes, P. Cocchini, and D. A. Kirkpatrick, "Repeater scaling and its impact on CAD," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 23, no. 4, pp. 451-463, Apr. 2004.
2. J. Cong, T. Kong, and D. Z. Pan, "Buffer block planning for interconnect-driven floorplanning," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, 1999, pp. 358-363.
3. C. J. Alpert, G. Gandham, M. Hrkic, J. Hu, and S. T. Quay, "Porosity aware buffered Steiner tree construction," in Proc. Int. Symp. Physical Design, Monterey, CA, 2003, pp. 158-165.
4. K. Rajagopal, T. Shaked, Y. Parasuram, T. Cao, A. Chowdhary, and B. Halpin, "Timing driven force directed placement with physical net constraints," in Proc. Int. Symp. Physical Design, Monterey, CA, 2003, pp. 60-66.
5. C. Changfan, Y.-C. Hsu, and F.-S. Tsai, "Timing optimization on routed designs with incremental placement and routing characterization," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 19, no. 2, pp. 188-196, Feb. 2000.
6. X. Yang, B.-K. Choi, and M. Sarrafzadeh, "Routability-driven white space allocation for fixed die standard cell placement," in Proc. Int. Symp. Physical Design, Del Mar, CA, 2002, pp. 42-48.
7. C. J. Alpert, G.-J. Nam, and P. G. Villarrubia, "Free space management for cut-based placement," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, 2002, pp. 746-751.
8. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Hierarchical whitespace allocation in top-down placement," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 11, pp. 1550-1556, Nov. 2003.
9. C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden, "Routability driven placement and white space allocation," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, 2004, pp. 394-401.
10. H. Eisenmann and F. M. Johannes, "Generic global placement and floor-planning," in Proc. Design Automation Conf., San Francisco, CA, 1998, pp. 269-274.
11. P. G. Villarrubia, "Important placement considerations for modern VLSI chips," in Proc. Int. Symp. Physical Design, Monterey, CA, 2003, p. 6.
12. G. Stenz, B. M. Riess, B. Rohfleisch, and F. M. Johannes, "Performance optimization by interacting netlist transformations and placement," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 19, no. 3, pp. 350-358, Mar. 2000.
13. P. Saxena and B. Halpin, "Modeling repeaters explicitly within analytical placement," in Proc. Design Automation Conf., San Diego, CA, 2004, pp. 699-704.
14. R. Lembach, R. A. Arce-Nazario, D. Eisenmenger, and C. Wood, "A diagnostic method for detecting and assessing the impact of physical design optimizations on routing," in Proc. Int. Symp. Physical Design, San Francisco, CA, 2005, pp. 2-6.
15. J. M. Kleinhans, G. Sigl, F. M. Johannes, and K. Antreich, "GORDIAN: VLSI placement by quadratic programming and slicing optimization," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 10, no. 3, pp. 356-365, Mar. 1991.
16. G. Sigl, K. Doll, and F. M. Johannes, "Analytical placement: A linear or a quadratic objective function?" in Proc. Design Automation Conf., San Francisco, CA, 1991, pp. 427-432.
17. B. Goplen, P. Saxena, and S. Sapatnekar, "Net weighting to reduce repeater count during placement," in Proc. Design Automation Conf., San Diego, CA, 2005, pp. 503-508.
18. K. D. Boese, A. B. Kahng, and S. Mantik, "On the relevance of wire load models," in Proc. System Level Interconnect Prediction Workshop, Rohnert Park, CA, 2001, pp. 91-97.
19. F. F. Dragan, A. B. Kahng, I. Mandoiu, and S. Muddu, "Provably good global buffering using an available buffer block plan," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, 2000, pp. 104-109.
20. C. J. Alpert, J. Hu, S. S. Sapatnekar, and P. G. Villarrubia, "A practical methodology for early buffer and wire resource allocation," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 5, pp. 573-583, May 2003.
21. C.-C. Chang, J. Cong, Z. Pan, and X. Yuan, "Multilevel global placement with congestion control," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 4, pp. 395-409, Apr. 2003.
22. J. A. Davis, V. K. De, and J. D. Meindl, "A stochastic wire-length distribution for gigascale integration (GSI)," IEEE Trans. Electron Devices, vol. 45, no. 3, pp. 580-597, Mar. 1998.
23. S.-W. Sur, T. Cao, K. Rajagopal, Y. Parasuram, A. Chowdhary, V. Tiourin, and B. Halpin, "Force directed Mongrel with physical net constraints," in Proc. Design Automation Conf., Anaheim, CA, 2003, pp. 214-219.