|
Volumn 19, Issue 2, 2000, Pages 188-196
|
Timing optimization on routed designs with incremental placement and routing characterization
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
CAPACITANCE;
COMPUTER AIDED DESIGN;
OPTIMIZATION;
TIMING CIRCUITS;
VLSI CIRCUITS;
COUPLING CAPACITANCE;
INCREMENTAL PLACEMENT;
POST ROUTING TIMING OPTIMIZATION;
ROUTED DESIGNS;
TIMING OPTIMIZATION;
VERY DEEP SUBMICRON;
INTEGRATED CIRCUIT LAYOUT;
|
EID: 0033891168
PISSN: 02780070
EISSN: None
Source Type: Journal
DOI: 10.1109/43.828547 Document Type: Article |
Times cited : (12)
|
References (9)
|